Datasheet
CLK
DRDY
t
CLK
t
SCLK
SCLK
internal
t
DRPW
t
CLKDR
t
DOPD
t
DOHD
t
DRSCLK
DOUT
MSB LSB
ADS1672
www.ti.com
SBAS402D –JUNE 2008–REVISED JULY 2010
TIMING CHARACTERISTICS
Figure 1. Data Retrieval Timing with Internal SCLK (SCLK_SEL = 0)
TIMING REQUIREMENTS: Internal SCLK
At T
A
= –40°C to +85°C, and DVDD = 2.7V to 3.3V.
SYMBOL DESCRIPTION MIN TYP MAX UNIT
t
CLK
CLK period (1/f
CLK
) 50 ns
t
CLKDR
CLK to DRDY delay 36 ns
t
DRPW
DRDY pulse width 1 t
CLK
t
DRSCLK
Internally-generated SCLK rising edge to DRDY rising edge 4 ns
t
SCLK
SCLK period (1/f
SCLK
) 1 t
CLK
t
DOPD
Rising edge of SCLK to new valid data output (propagation delay) 3 ns
t
DC
CLK duty cycle 45 55 %
t
SPWH
SCLK pulse width high 20 ns
Copyright © 2008–2010, Texas Instruments Incorporated Submit Documentation Feedback 7
Product Folder Link(s): ADS1672