Datasheet

48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
DVDD
GPIO4
GPIO3
GPIO2
DOUT
GPIO1
DAISY_IN
SCLK
START
CLK
DIN
DGND
DRDY
CS
RESET
PWDN
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
IN8N
IN8P
IN7N
IN7P
IN6N
IN6P
IN5N
IN5P
IN4N
IN4P
IN3N
IN3P
IN2N
IN2P
IN1N
IN1P
NC NC AVDD AVSS AVSS AVDD
VCAP3
AVDD1 AVSS1 CLKSEL DGND DVDD DGND
AVDD AVSS AVDD AVDD AVSS
VR EFP VREFN
VCAP4
NC
VCAP1
NC
VCAP2 RESV1
AVSS
17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32
64 63 62 61 60 59 58 57 56 55 54 53 52 51 50 49
O
P
A
M
P
O
U
T
O
P
A
M
P
N
O
P
A
M
P
P
T
E
S
T
P
T
E
S
T
N
ADS131E04
ADS131E06
ADS131E08
www.ti.com SBAS561A –JUNE 2012–REVISED APRIL 2013
PIN CONFIGURATION
PAG PACKAGE
TQFP-64
(TOP VIEW)
PIN ASSIGNMENTS
NAME TERMINAL FUNCTION DESCRIPTION
AVDD 19, 21, 22, 56, 59 Supply Analog supply
AVDD1 54 Supply Charge pump analog supply
AVSS 20, 23, 32, 57, 58 Supply Analog ground
AVSS1 53 Supply Charge pump analog ground
CS 39 Digital input SPI chip select; active low
CLK 37 Digital input Master clock input
CLKSEL 52 Digital input Master clock select
DAISY_IN 41 Digital input Daisy-chain input
DGND 33, 49, 51 Supply Digital ground
DIN 34 Digital input SPI data in
DOUT 43 Digital output SPI data out
DRDY 47 Digital output Data ready; active low
DVDD 48, 50 Supply Digital power supply
Copyright © 2012–2013, Texas Instruments Incorporated Submit Documentation Feedback 9
Product Folder Links: ADS131E04 ADS131E06 ADS131E08