Datasheet
DRDY
CLK
CLKSEL
START
MUX
Oscillator
SPI
DVDD
DGND
OPAMPOUT
Fault Detect
GPIO1
CS
SCLK
DIN
DOUT
ADS131E08 ADS131E06/8
AVDD
AVSS
IN8P
IN8N
IN7P
IN7N
IN6P
IN6N
IN5P
IN5N
IN4P
IN4N
IN3P
IN3N
IN2P
IN2N
IN1P
IN1N
PGA1
PGA2
PGA3
PGA4
PGA5
PGA6
PGA7
PGA8
Operational
Amplifier
Refer ence
VREFP VREFN
Control
PWDN
RESET
AVDD1
AVSS1
OPAMPP
OPAMPN
Temperature
Test Signal
Supply Check
GPIO2
GPIO3
GPIO4
EMI
Filter
EMI
Filter
EMI
Filter
EMI
Filter
EMI
Filter
EMI
Filter
EMI
Filter
EMI
Filter
∆Σ
ADC1
∆Σ
ADC3
∆Σ
ADC2
∆Σ
ADC4
∆Σ
ADC5
∆Σ
ADC6
∆Σ
ADC8
∆Σ
ADC7
ADS131E04
ADS131E06
ADS131E08
SBAS561A –JUNE 2012–REVISED APRIL 2013
www.ti.com
OVERVIEW
The ADS131E0x are low-power, multichannel, simultaneously-sampling, 24- and 16-bit delta-sigma (ΔΣ), analog-
to-digital converters (ADCs) with an integrated programmable gain amplifier (PGA). This functionality makes
these devices well-suited for smart-grid and other industrial power monitor, control, and protection applications.
The ADS131E0x have a highly-programmable multiplexer that allows for temperature, supply, and input short
measurements. The PGA gain can be chosen from one of five settings (1, 2, 4, 8, and 12). The ADCs in the
device offer data rates of 1, 2, 4, 8, 16, 32, and 64 kSPS. Device communication is accomplished using an SPI-
compatible interface. The device provides four general-purpose I/O (GPIO) pins for general use. Multiple devices
can be synchronized using the START pin.
The internal reference can be programmed to either 2.4 V or 4 V. The internal oscillator generates a 2.048-MHz
clock. Open-circuit detection can be accomplished by using the integrated comparators, with programmable
trigger-point settings. A detailed diagram of the ADS131E0x is shown in Figure 16.
Figure 16. Functional Block Diagram
14 Submit Documentation Feedback Copyright © 2012–2013, Texas Instruments Incorporated
Product Folder Links: ADS131E04 ADS131E06 ADS131E08