Datasheet

D ISY_INA
DOUT
SCLK
MSB
D1
t
DISCK2ST
MSB
21
3 216
217
218
MSB
D1
LSB
t
DISCK2HT
LSB
D1
219
1
CS
SCLK
DIN
DOUT
2
3 8
1 2
83
t
CSSC
t
DIST
t
DIHD
t
DOHD
t
CSH
t
DOPD
t
SPWH
t
SPWL
t
SCCS
Hi-Z
t
CSDOZ
t
CSDOD
Hi-Z
t
SCLK
t
SDECODE
CLK
t
CLK
ADS1299
SBAS499A –JULY 2012–REVISED AUGUST 2012 www.ti.com
TIMING CHARACTERISTICS
NOTE: SPI settings are CPOL = 0 and CPHA = 1.
Figure 1. Serial Interface Timing
Figure 2. Daisy-Chain Interface Timing
Timing Requirements For Figure 1 and Figure 2
(1)
2.7 V ≤ DVDD ≤ 3.6 V 1.8 V ≤ DVDD ≤ 2 V
PARAMETER DESCRIPTION MIN TYP MAX MIN TYP MAX UNIT
t
CLK
Master clock period 444 666 444 666 ns
t
CSSC
CS low to first SCLK, setup time 6 17 ns
t
SCLK
SCLK period 50 66.6 ns
t
SPWH, L
SCLK pulse width, high and low 15 25 ns
t
DIST
DIN valid to SCLK falling edge: setup time 10 10 ns
t
DIHD
Valid DIN after SCLK falling edge: hold time 10 11 ns
t
DOHD
SCLK falling edge to invalid DOUT: hold time 10 10 ns
t
DOPD
SCLK rising edge to DOUT valid: setup time 17 32 ns
t
CSH
CS high pulse 2 2 t
CLKs
t
CSDOD
CS low to DOUT driven 10 20 ns
t
SCCS
Eighth SCLK falling edge to CS high 4 4 t
CLKs
t
SDECODE
Command decode time 4 4 t
CLKs
t
CSDOZ
CS high to DOUT Hi-Z 10 20 ns
t
DISCK2ST
Valid DAISY_IN to SCLK rising edge: setup time 10 10 ns
t
DISCK2HT
Valid DAISY_IN after SCLK rising edge: hold time 10 10 ns
(1) Specifications apply from –40°C to +85°C. Load on D
OUT
= 20 pF || 100 kΩ.
8 Submit Documentation Feedback Copyright © 2012, Texas Instruments Incorporated
Product Folder Link(s): ADS1299