Datasheet

ADS1293
www.ti.com SNAS602B –FEBRUARY 2013–REVISED MARCH 2013
Table 48. R3_RATE_CH3: R3 Decimation Rate for Channel 3
Addr BIT7 BIT6 BIT5 BIT4 BIT3 BIT2 BIT1 BIT0
0x24 R3_RATE_CH3
[7:0] R3_RATE_CH3 R3 decimation rate for channel 3
00000001: 4
00000010: 6
00000100: 8
00001000: 12
00010000: 16
00100000: 32
01000000: 64
10000000: 128 (default)
Note: The register sets to its default value if none or more than one bit are enabled.
Table 49. R1_RATE: R1 Decimation Rate
Addr BIT7 BIT6 BIT5 BIT4 BIT3 BIT2 BIT1 BIT0
0x25 R1_RATE_ R1_RATE_ R1_RATE_
CH3 CH2 CH1
[7:3] RESERVED —
[2] R1_RATE_CH3 Pace data rate for channel 3
0: R1 = 4: Standard PACE Data Rate (default)
1: R1 = 2: Double PACE Data Rate
[1] R1_RATE_CH2 Pace data rate for channel 2
0: R1 = 4: Standard PACE Data Rate (default)
1: R1 = 2: Double PACE Data Rate
[0] R1_RATE_CH1 Pace data rate for channel 1
0: R1 = 4: Standard PACE Data Rate (default)
1: R1 = 2: Double PACE Data Rate
Table 50. DIS_EFILTER: ECG Filter Disable
Addr BIT7 BIT6 BIT5 BIT4 BIT3 BIT2 BIT1 BIT0
0x26 DIS_E3 DIS_E2 DIS_E1
[7:3] RESERVED —
[2] DIS_E3 Disable the ECG filter for channel 3
0: ECG filter enabled (default)
1: ECG filter disabled
[1] DIS_E2 Disable the ECG filter for channel 2
0: ECG filter enabled (default)
1: ECG filter disabled
[0] DIS_E1 Disable the ECG filter for channel 1
0: ECG filter enabled (default)
1: ECG filter disabled
Copyright © 2013, Texas Instruments Incorporated 65
Product Folder Links: ADS1293