Datasheet

Set CLKSEL Pin = 1
and Wait for Oscillator
to Wake Up
No
Analog/Digital Power-Up
// Follow Power-Up Sequencing
External
Clock
Yes
Yes
No
// If START is Tied High, After This Step
// DRDY Toggles at f
MOD
/256
Set CLKSEL Pin = 0 and
Provide External Clock
f
CLK
= 512 kHz
Set PWDN/RESET = 1
Wait for 1 s for
Power-On Reset
// Delay for Power-On Reset and Oscillator Start-Up
Issue Reset Pulse,
Wait for 18 t
CLKs
Send SDATAC
Command
External Reference
Write Certain Registers,
Including Input Short
Set PDB_REFBUF = 1
and Wait for Internal
Reference To Settle
Set START = 1
RDATAC
Capture Data and
Check Noise
Set Test Signals
Capture Data and
Test Signals
// Activate DUT
//CS can be Either Tied Permanently Low
// Or Selectively Pulled Low Before Sending
// Commands or Reading/Sending Data From/To Device
// If Using Internal Reference, Send This Command
-- WREG CONFIG2 A0h
// Device Wakes Up in RDATAC Mode, so Send
// SDATAC Command so Registers can be Written
SDATAC
// DRATE = 500 SPS
WREG CONFIG1 02h
// Set All Channels to Input Short
WREG CHnSET 01h
// Activate Conversion
// After This Point DRDY Should Toggle at
// f
CLK
Review
// Put the Device Back in RDATAC Mode
RDATAC
// Look for DRDY and Issue 24 + n
24 SCLKs
// Activate a (1 mV V
REF
/2.4) Square-Wave Test Signal
// On All Channels
SDATAC
WREG CONFIG2 A3h
WREG CHnSET 05h
RDATAC
// Look for DRDY and Issue 24 + n 24 SCLKs
ADS1291
ADS1292
ADS1292R
www.ti.com
SBAS502B DECEMBER 2011REVISED SEPTEMBER 2012
Figure 63. Initial Flow at Power-Up
Copyright © 2011–2012, Texas Instruments Incorporated Submit Documentation Feedback 63
Product Folder Links: ADS1291 ADS1292 ADS1292R