Datasheet

START
DRDY
CS
SCLK
DIN
DOUT
ADS1292
(Device0)
START
DRDY
CS
SCLK
DIN
DOUT
ADS1292R
(Device1)
START
(1)
CLK
CLK
INT
GPO0
GPO1
SCLK
MOSI
HostProcessor
MISO
CLK
START
1
Device
1
CLK
DRDY
DRDY
1
START
CLK
START
2
Device
2
CLK
DRDY
DRDY
2
START
CLK
DRDY
1
DRDY
2
Note 1
Note 2
ADS1291
ADS1292
ADS1292R
SBAS502B –DECEMBER 2011–REVISED SEPTEMBER 2012 www.ti.com
When using multiple devices, the devices can be synchronized with the START signal. The delay from START to
the DRDY signal is fixed for a fixed data rate (see the START subsection of the SPI Interface section for more
details on the settling times). Figure 41 shows the behavior of two devices when synchronized with the START
signal.
(1) Start pulse must be at least one t
MOD
cycle wide.
(2) Settling time number uncertainty is one t
MOD
cycle.
Figure 41. Synchronizing Multiple Converters
Standard Mode
Figure 42 shows a configuration with two devices cascaded together. One of the devices is an ADS1292R (two-
channel with RESP) and the other is an ADS1292 (two-channel). Together, they create a system with four
channels. DOUT, SCLK, and DIN are shared. Each device has its own chip select. When a device is not selected
by the corresponding CS being driven to logic 1, the DOUT of this device is high-impedance. This structure
allows the other device to take control of the DOUT bus.
Figure 42. Multiple Device Configurations
34 Submit Documentation Feedback Copyright © 2011–2012, Texas Instruments Incorporated
Product Folder Links: ADS1291 ADS1292 ADS1292R