Datasheet
ADS1259
SBAS424D –JUNE 2009– REVISED AUGUST 2011
www.ti.com
CONFIG1: CONFIGURATION REGISTER 1 (Address = 1h)
7 6 5 4 3 2 1 0
FLAG CHKSUM 0 SINC2 EXTREF DELAY2 DELAY1 DELAY0
Reset value = 00001000b.
Bit 7 FLAG: Out-of-range flag
0 = Disabled (default)
1 = Enabled: replaces bit 24 (LSB) of the conversion data with the out-of-range bit; if the
CHKSUM byte is enabled, bit 7 of the checksum byte
Bit 6 CHKSUM: Checksum
0 = Disabled (default)
1 = Conversion data checksum byte included in readback
Bit 5 Reserved
Always write '0'.
Bit 4 SINC2: Digital filter mode
0 = sinc
1
filter (default)
1 = sinc
2
filter
Bit 3 EXTREF: Reference select
0 = Internal
1 = External (default)
Bits 2-0 DELAY[2:0]: START conversion delay
000 = No delay (default)
001 = 64 t
CLK
010 = 128 t
CLK
011 = 256 t
CLK
100 = 512 t
CLK
101 = 1024 t
CLK
110 = 2048 t
CLK
111 = 4096 t
CLK
36 Copyright © 2009–2011, Texas Instruments Incorporated