Datasheet

www.ti.com
FREQUENCY RESPONSE
Frequency (kHz)
Gain (dB)
0
20
40
60
80
100
120
140
160
180
200
38.4 76.8
0
f
CLK
= 4.9152MHz
Frequency (Hz)
Gain (dB)
0
50
100
150
0 10 20 30 40 50 60 70 80 90 100
(a)
Frequency (Hz)
(b)
Gain (dB)
50
100
150
494846 47 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64
Data Rate = 10SPS
Data Rate = 10SPS
ADS1232
ADS1234
SBAS350F JUNE 2005 REVISED FEBRUARY 2008
Figure 31 (b) shows the zoom in plot for both 50Hz
and 60Hz notches with the SPEED pin tied low
The ADS1232/4 use a sinc
4
digital filter with the
(10SPS data rate). With only a ± 3% variation of the
frequency response (f
CLK
= 4.9152MHz) shown in
internal oscillator, over 100dB of normal-mode
Figure 30 . The frequency response repeats at
rejection is achieved.
multiples of the modulator sampling frequency of
76.8kHz. The overall response is that of a low-pass
filter with a 3dB cutoff frequency of 3.32Hz with the
SPEED pin tied low (10SPS data rate) and 11.64Hz
with the SPEED pin tied high (80SPS data rate).
Figure 30. Frequency Response
To help see the response at lower frequencies,
Figure 31 (a) illustrates the response out to 100Hz,
when the data rate = 10SPS. Notice that signals at
multiples of 10Hz are rejected, and therefore
simultaneous rejection of 50Hz and 60Hz is achieved.
The benefit of using a sinc
4
filter is that every
Figure 31. Frequency Response Out To 100Hz
frequency notch has four zeros on the same location.
This response, combined with the low drift internal
oscillator, provides an excellent normal-mode
The ADS1232/4 data rate and frequency response
rejection of line-cycle interference.
scale directly with clock frequency. For example, if
f
CLK
increases from 4.9152MHz to 6.144MHz when
the SPEED pin is tied high, the data rate increases
from 80SPS to 100SPS, while notches also increase
from 80Hz to 100Hz. Note that this is only possible
when the external clock source is applied.
16 Copyright © 2005 2008, Texas Instruments Incorporated
Product Folder Link(s): ADS1232 ADS1234