Datasheet

ADS1230
10
5
6
7
8
9
16
15
14
3
13
REFP
CAP
CAP
AINP
AINN
REFN
AVDD DVDD
AGND DGND
DRDY/DOUT
SCLK
PDWN
CLKIN
SPEED
0.1 Fm
0.1 Fm
+-
11 2,4
12 1
MSP430x4xx
orOther
Microprocessor
VDD
GND
GAIN
4
2.7Vto5.3V 3V
Noise−Free Counts +
ǒ
2
(17.5)1)
Ǔ
ǒ
10mV
39mV
Ǔ
+ 95, 058
Noise−Free Counts +
ǒ
2
BIT
Eff
Ǔ
ǒ
FS
LC
FS
AD
Ǔ
ADS1230
SBAS366B –OCTOBER 2006–REVISED SEPTEMBER 2012 www.ti.com
APPLICATION EXAMPLES
Weigh Scale System
Where:
Figure 33 shows a typical ADS1230 hook-up as part
of a weigh scale system. In this setup, the ADS1230
BIT
EFF
= effective noise-free bits (17.5 + 1 bit
is configured at a 10SPS data rate. Note that the
from software filtering/averaging)
internal oscillator is used by grounding the CLKIN pin.
FS
LC
= full-scale output of the load cell (10mV)
The user can also apply a 4.9152MHz clock to the
FS
AD
= full-scale input of the ADS1230 (39mV,
CLKIN pin. For a typical 2mV/V load cell, the
when PGA = 128)
maximum output signal is approximately 10mV for a
single +5V excitation voltage. The ADS1230 can
Therefore:
achieve 17.5 noise-free bits at 10SPS when
PGA = 128. With the extra software
filtering/averaging (typically done by a
microprocessor), an extra bit can be expected.
With +5V supply voltage, 95,058 noise-free counts
can be expected from the ADS1230.
Figure 33. Weigh Scale Application
20 Submit Documentation Feedback Copyright © 2006–2012, Texas Instruments Incorporated
Product Folder Links: ADS1230