Datasheet

19
1 20 21
18 17 0
Data
21stSCLKtoForce /DOUTHighDRDY
DataReady NewDataReady
DRDY/DOUT
SCLK
DRDY/DOUT 19 18
17
1 20
0
LSBMSB
Data
a)20BitsofDataRetrieval
b)24BitsofDataRetrieval
DataReady
SCLK
t
DS
t
CONV
t
SCLK
t
PD
NewDataReady
DRDY/DOUT 19 18 17
1 20 21 22 23 24
2
3
4
0 1
LSBMSB
Data
DataReady
SCLK
NewDataReady
t
SCLK
t
HT
t
UPDATE
t
DS
t
SCLK
t
PD
t
SCLK
t
CONV
t
HT
t
UPDATE
ADS1230
www.ti.com SBAS366B –OCTOBER 2006–REVISED SEPTEMBER 2012
Figure 25. Data Retrieval Timing
SYMBOL DESCRIPTION MIN TYP MAX UNITS
t
DS
DRDY/DOUT low to first SCLK rising edge 0 ns
t
SCLK
SCLK positive or negative pulse width 100 ns
t
PD
SCLK rising edge to new data bit valid: propagation delay 50 ns
t
HT
SCLK rising edge to old data bit valid: hold time 0 ns
t
UPDATE
Data updating: no readback allowed 39 μs
SPEED = 1 12.5 ms
t
CONV
Conversion time (1/data rate)
SPEED = 0 100 ms
(1) Value given for f
CLK
= 4.9152MHz. For different f
CLK
frequencies, scale proportional to CLK period.
Figure 26. Data Retrieval with DRDY/DOUT Forced High Afterwards
Copyright © 2006–2012, Texas Instruments Incorporated Submit Documentation Feedback 15
Product Folder Links: ADS1230