Datasheet
SBAS314B − APRIL 2004 − REVISED JANUARY 2009
www.ti.com
13
The ADS1222 uses a Sinc
3
digital filter to improve noise
performance. Therefore, in certain instances, large
changes in input will require settling time. For example,
an external multiplexer in front of the ADS1222 can put
large changes in input voltage by simply switching input
channels. Abrupt changes in the input will require three
data cycles to settle. When continuously converting,
four readings may be necessary to settle the data. If the
change in input occurs in the middle of the first conver-
sion, three more full conversions of the fully settled input
will be required to get fully settled data. Discard the first
three readings because they will contain only partially-
settled data. Figure 24 illustrates the settling time for
the ADS1222 in Continuous Conversion mode.
If the input is known to change abruptly, the mux can be
quickly switched to an alternate channel and quickly
switched back to the original channel. By toggling the
mux, the ADS1222 resets the digital filter and initiates a
new conversion. During this time, the DRDY
/DOUT line
is held high until fully-settled data is available.
DATA FORMAT
The ADS1222 outputs 24 bits of data in binary two’s
complement format. The least significant bit (LSB) has
a weight of (2V
REF
)/(2
23
– 1). The positive full-scale
input produces an output code of 7FFFFFh and the
negative full-scale input produces an output code of
800000h. The output clips at these codes for signals
exceeding full-scale. Table 2 summarizes the ideal
output codes for different input signals.
Table 2. Ideal Output Code vs Input Signal
INPUT SIGNAL V
IN
(AINP − AINN)
IDEAL OUTPUT CODE
(1)
w +2V
REF
7FFFFFh
+2V
REF
2
23
* 1
000001h
0 000000h
−2V
REF
2
23
* 1
FFFFFFh
v −2V
REF
ǒ
2
23
2
23
* 1
Ǔ
800000h
(1)
Excludes effects of noise, INL, offset, and gain errors.
DATA RETRIEVAL
The ADS1222 continuously converts the analog input
signal. To retrieve data, wait until DRDY/DOUT goes
low, as shown in Figure 25. After this occurs, begin
shifting out the data by applying SCLKs. Data is shifted
out MSB first. It is not required to shift out all 24 bits of
data, but the data must be retrieved before the new data
is updated (see t
2
) or else it will be overwritten. Avoid
data retrieval during the update period. DRDY/DOUT
remain at the state of the last bit shifted out until it is
taken high (see t
6
), indicating that new data is being
updated. To avoid having DRDY/DOUT remain in the
state of the last bit, shift a 25th SCLK to force
DRDY/DOUT high (see Figure 26). This technique is
useful when a host controlling the ADS1222 is polling
DRDY/DOUT to determine when data is ready.
Abrupt change in external V
IN
V
IN
DRDY/DOUT
Start of
conversion
First Conversion;
includes
unsettled V
IN
Second Conversion;
V
IN
settled, but
digital filter
unsettled
Third Conversion;
V
IN
settled, but
digital filter
unsettled
Fourth Conversion;
V
IN
and digital filter
both settled
Conversion
time
Figure 24. Settling Time in Continuous Conversion Mode