Datasheet

www.ti.com
ELECTRICAL CHARACTERISTICS: AV
DD
= 5V
ADS1218
SBAS187C – SEPTEMBER 2001 – REVISED SEPTEMBER 2005
All specifications T
MIN
to T
MAX
, AV
DD
= +5V, DV
DD
= +2.7V to 5.25V, f
MOD
= 19.2kHz, f
OSC
= 2.4576MHz, PGA = 1, Buffer On,
R
DAC
= 150k Ω , V
REF
≡ (REF IN+) – (REF IN–) = +2.5V, and f
DATA
= 10Hz, unless otherwise specified.
ADS1218
PARAMETER CONDITIONS MIN TYP MAX UNIT
ANALOG INPUT (A
IN
0 – A
IN
7, A
INCOM
)
Analog Input Range Buffer Off AGND – 0.1 AV
DD
+ 0.1 V
Buffer On AGND + 0.05 AV
DD
– 1.5 V
Full-Scale Input Voltage Range (In+) – (In–), See Block Diagram ±V
REF
/PGA V
Differential Input Impedance Buffer Off 5/PGA M Ω
Input Current Buffer On 0.5 nA
Bandwidth
Fast Settling Filter –3dB 0.469 × f
DATA
Hz
–3dB 0.318 × f
DATA
Hz
Sinc
2
Filter
–3dB 0.262 × f
DATA
Hz
Sinc
3
Filter
Programmable Gain Amplifier User-Selectable Gain Ranges 1 128
Input Capacitance 9 pF
Input Leakage Current Modulator Off, T = +25°C 5 pA
Burnout Current Sources 2 µA
OFFSET DAC
Offset DAC Range ±V
REF
/(2 × PGA) V
Offset DAC Monotonicity 8 Bits
Offset DAC Gain Error ±10 %
Offset DAC Gain Error Drift 1 ppm/°C
SYSTEM PERFORMANCE
Resolution 24 Bits
No Missing Codes 24 Bits
sinc
3
Integral Nonlinearity End Point Fit ±0.0015 % of FS
Offset Error
(1)
Before Calibration 7.5 ppm of FS
Offset Drift
(1)
0.02 ppm of FS/°C
Gain Error After Calibration 0.005 %
Gain Error Drift
(1)
0.5 ppm/°C
Common-Mode Rejection at DC 100 dB
f
CM
= 60Hz, f
DATA
= 10Hz 130 dB
f
CM
= 50Hz, f
DATA
= 50Hz 120 dB
f
CM
= 60Hz, f
DATA
= 60Hz 120 dB
Normal-Mode Rejection f
SIG
= 50Hz, f
DATA
= 50Hz 100 dB
f
SIG
= 60Hz, f
DATA
= 60Hz 100 dB
Output Noise See Typical Characteristics
Power-Supply Rejection at DC, dB = –20 log( ∆ V
OUT
/ ∆ V
DD
)
(2)
80 95 dB
VOLTAGE REFERENCE INPUT
Reference Input Range REF IN+, REF IN– 0 AV
DD
V
V
REF
V
REF
≡ (REF IN+) – (REF IN–) 0.1 2.5 2.6 V
Common-Mode Rejection at DC 120 dB
Common-Mode Rejection f
VREFCM
= 60Hz, f
DATA
= 60Hz 120 dB
Bias Current
(3)
V
REF
= 2.5V 1.3 µA
(1) Calibration can minimize these errors.
(2) ∆ V
OUT
is change in digital result.
(3) 12pF switched capacitor at f
SAMP
clock frequency.
3