Datasheet

+3V
+3V
0.1 Fm
0.1 Fm
0.1 Fm
2nd-Order
DS Modulator
FPGA
or
ASIC
CH A+
AVDD
CHA-
Output
Interface
Circuit
RC
Oscillator
20MHz
Out EN
Clock
Select
Divider
REFIN A
Reference
Voltage
2.5V
REFOUT
OUTA
OUT B
CLKIN
AGNDAGNDAGNDAGND
BVDD
CLKOUT
BVDD
BGND
+5V
0.1 Fm
+5V
0.1 Fm
+5V
0.1 Fm
+5V
0.1 Fm
CLKSEL
AVDD
AVDD
AVDD
AVDD
2nd-Order
DS Modulator
CHB+
CHB-
REFINB
27W
R1
R2
+5V
0.1nF
IN+
IN-
OPA4354
27W
R1
R2
+5V
OPA4354
27W
R1
R2
+5V
0.1nF
IN+
IN-
OPA4354
27W
R1
R2
+5V
OPA4354
+5V
OPA336
ADS1209
SBAS491 –FEBRUARY 2010 www.ti.com
Figure 21. Differential Connection Diagram for the ADS1209 ΔΣ Modulator
12 Submit Documentation Feedback Copyright © 2010, Texas Instruments Incorporated
Product Folder Link(s): ADS1209