Datasheet

ADS1146
ADS1147
ADS1148
www.ti.com SBAS453F –JULY 2009–REVISED APRIL 2012
Digital Filter Reset Operation
takes place in the VBIAS, MUX1, or SYS0 registers,
the filter is reset as well, regardless of whether the
Apart from the RESET command and the RESET pin,
value changed or not. The reset pulse lasts for 32
the digital filter is reset automatically when either a
modulator clocks after the write operation. If there are
write operation to the MUX0, VBIAS, MUX1, or SYS0
multiple write operations, the resulting reset pulse
registers is performed, when a SYNC command is
may be viewed as the ANDed result of the different
issued, or the START pin is taken high.
active low pulses created individually by each action.
The filter is reset two system clocks after the last bit
Table 12 shows the conversion time after a filter
of the SYNC command is sent. The reset pulse
reset. Note that this time depends on the operation
created internally lasts for two multiplier clock cycles.
initiating the reset. Also, the first conversion after a
If any write operation takes place in the MUX0
filter reset has a slightly different time than the
register, the filter is reset regardless of whether the
second and subsequent conversions.
value changed or not. Internally, the filter pulse lasts
for two system clock periods. If any write activity
Table 12. Data Conversion Time
FIRST DATA CONVERSION TIME AFTER FILTER RESET
HARDWARE RESET, RESET
COMMAND, START PIN HIGH,
WAKEUP COMMAND, VBIAS, SECOND AND SUBSEQUENT
SYNC COMMAND, MUX0 MUX1, or SYS0 REGISTER CONVERSION TIME AFTER
REGISTER WRITE WRITE FILTER RESET
NO. OF NO. OF NO. OF
NOMINAL EXACT DATA SYSTEM SYSTEM SYSTEM
DATA RATE RATE CLOCK CLOCK CLOCK
(SPS) (SPS) (ms)
(1)
CYCLES (ms)
(1)
CYCLES (ms) CYCLES
5 5.019 199.258 816160 200.26 820265 199.250 816128
10 10.038 99.633 408096 100.635 412201 99.625 408064
20 20.075 49.820 204064 50.822 208169 49.812 204032
40 40.151 24.920 102072 25.172 103106 24.906 102016
80 80.301 12.467 51064 12.719 52098 12.453 51008
160 160.602 6.241 25560 6.492 26594 6.226 25504
320 321.608 3.124 12796 3.250 13314 3.109 12736
640 643.216 1.569 6428 1.695 6946 1.554 6368
1000 1000.000 1.014 4156 1.141 4674 1.000 4096
2000 2000.000 0.514 2108 0.578 2370 0.500 2048
(1) For f
OSC
= 4.096MHz.
Copyright © 2009–2012, Texas Instruments Incorporated Submit Documentation Feedback 29
Product Folder Link(s): ADS1146 ADS1147 ADS1148