Datasheet

ADC161S626
SNAS468C –SEPTEMBER 2008–REVISED MARCH 2013 www.ti.com
ADC161S626 Converter Electrical Characteristics
(1)
(continued)
The following specifications apply for V
A
= 4.5V to 5.5V, V
IO
= 2.7V to 5.5V, and V
REF
= 2.5V to 5.5V for f
SCLK
= 1 MHz to 4
MHz or V
REF
= 4.5V to 5.5V for f
SCLK
= 1 MHz to 5 MHz; f
IN
= 20 kHz, and C
L
= 25 pF, unless otherwise noted. Maximum and
minimum values apply for T
A
= T
MIN
to T
MAX
; the typical values are tested at T
A
= 25°C.
Parameter Test Conditions Min Typ Max Units
DIGITAL OUTPUT CHARACTERISTICS
V
IO
−
I
SOURCE
= 200 µA V
IO
− 0.2 V
0.03
V
OH
Output High Voltage
V
IO
−
I
SOURCE
= 1 mA V
0.09
I
SOURCE
= 200 µA 0.01 0.4 V
V
OL
Output Low Voltage
I
SOURCE
= 1 mA 0.07 V
I
OZH
, I
OZL
TRI-STATE Leakage Current Force 0V or V
A
±1 µA
C
OUT
TRI-STATE Output Capacitance Force 0V or V
A
4 pF
Output Coding Binary 2'S Complement
POWER SUPPLY CHARACTERISTICS
V
A
Analog Supply Voltage Range 4.5 5 5.5 V
Digital Input/Output Supply Voltage
V
IO
(2)
2.7 3 5.5 V
Range
V
REF
Reference Voltage Range 0.5 5 V
A
V
V
A
= 5V, f
SCLK
= 4 MHz, f
S
= 200 kSPS 1060 µA
I
VA
Analog Supply Current, Conversion
(Conv) Mode
V
A
= 5V, f
SCLK
= 5 MHz, f
S
= 250 kSPS 1160 1340 µA
V
IO
= 3V, f
SCLK
= 4 MHz, f
S
= 200 kSPS 80 µA
I
VIO
Digital I/O Supply Current, Conversion
(Conv) Mode
V
IO
= 3V, f
SCLK
= 5 MHz, f
S
= 250 kSPS 100 µA
V
A
= 5V, f
SCLK
= 4 MHz, f
S
= 200 kSPS 80 µA
I
VREF
Reference Current, Conversion Mode
(Conv)
V
A
= 5V, f
SCLK
= 5 MHz, f
S
= 250 kSPS 100 170 µA
f
SCLK
= 5 MHz, V
A
= 5V 7 µA
Analog Supply Current, Power Down
I
VA
(PD)
Mode (CS high)
f
SCLK
= 0 Hz, V
A
= 5V
(3)
2 3 µA
f
SCLK
= 5 MHz, V
IO
= 3V 1 µA
Digital I/O Supply Current, Power Down
I
VIO
(PD)
Mode (CS high)
f
SCLK
= 0 Hz, V
IO
= 3V
(3)
0.3 0.5 µA
f
SCLK
= 5 MHz, V
REF
= 5V 0.5 µA
I
VREF
Reference Current, Power Down Mode
(PD) (CS high)
f
SCLK
= 0 Hz, V
REF
= 5V
(3)
0.5 0.7 µA
V
A
= 5V, f
SCLK
= 4 MHz, f
S
= 200 kSPS,
5.3 mW
and f
IN
= 20 kHz,
PWR
Power Consumption, Conversion Mode
(Conv)
V
A
= 5V, f
SCLK
= 5 MHz, f
S
= 250 kSPS,
5.8 6.7 mW
and f
IN
= 20
f
SCLK
= 5 MHz, V
A
= 5.0V
35 µW
(3)
PWR Power Consumption, Power Down Mode
(PD) (CS high)
f
SCLK
= 0 Hz, V
A
= 5.0V
10 15 µW
(3)
See the Specification Definitions for the
PSRR Power Supply Rejection Ratio −78 dB
test condition
AC ELECTRICAL CHARACTERISTICS
f
SCLK
Maximum Clock Frequency 1 5 MHz
f
S
Maximum Sample Rate
(4)
50 250 kSPS
t
ACQ
Acquisition/Track Time 600 ns
SCLK
t
CONV
Conversion/Hold Time 17
cycles
t
AD
Aperture Delay See the Specification Definitions 6 ns
(2) The value of V
IO
is independent of the value of V
A
. For example, V
IO
could be operating at 5.5V while V
A
is operating at 4.5V or V
IO
could be operating at 2.7V while V
A
is operating at 5.5V.
(3) This parameter is ensured by design and/or characterization and is not tested in production.
(4) While the maximum sample rate is f
SCLK
/ 20, the actual sample rate may be lower than this by having the CS rate slower than f
SCLK
/
20.
6 Submit Documentation Feedback Copyright © 2008–2013, Texas Instruments Incorporated
Product Folder Links: ADC161S626