Datasheet

ADC141S626
www.ti.com SNAS434B –NOVEMBER 2007–REVISED MARCH 2013
Table 1. Allowable V
CM
Range
Input Signal Minimum V
CM
Maximum V
CM
Differential V
REF
/ 2 V
A
− V
REF
/ 2
Single-Ended V
REF
V
A
− V
REF
SERIAL DIGITAL INTERFACE
The ADC141S626 communicates via a synchronous 3-wire serial interface as shown in Figure 1 or re-shown in
Figure 43 for convenience. CS, chip select bar, initiates conversions and frames the serial data transfers. SCLK
(serial clock) controls both the conversion process and the timing of serial data. D
OUT
is the serial data output
pin, where a conversion result is sent as a serial data stream, MSB first.
A serial frame is initiated on the falling edge of CS and ends on the rising edge of CS. The ADC141S626's D
OUT
pin is in a high impedance state when CS is high and is active when CS is low; thus. CS acts as an output
enable.
The ADC141S626 samples the differential input upon the assertion of CS. Assertion is defined as bringing the
CS pin to a logic low state. For the first 15 periods of the SCLK following the assertion of CS, the ADC141S626
is converting the analog input voltage. On the 16
th
falling edge of SCLK, the ADC141S626 enters acquisition
(t
ACQ
) mode. For the next three periods of SCLK, the ADC141S626 is operating in acquisition mode where the
ADC input is tracking the analog input signal applied across +IN and -IN. During acquisition mode, the
ADC141S626 is consuming a minimal amount of power.
The ADC141S626 can enter conversion mode (t
CONV
) under three different conditions. The first condition
involves CS going low (asserted) with SCLK high. In this case, the ADC141S626 enters conversion mode on the
first falling edge of SCLK after CS is asserted. In the second condition, CS goes low with SCLK low. Under this
condition, the ADC141S626 automatically enters conversion mode and the falling edge of CS is seen as the first
falling edge of SCLK. In the third condition, CS and SCLK go low simultaneously and the ADC141S626 enters
conversion mode. While there is no timing restriction with respect to the falling edges of CS and SCLK, there is a
minimum and maximum setup time requirements for the falling edge of CS with respect to the rising edge of
SCLK. See Figure 3 in the Timing Diagrams section for more information.
CS Input
The CS (chip select bar) input is active low and is TTL and CMOS compatible. The ADC141S626 enters
conversion mode when CS is asserted and the SCLK pin is in a logic low state. When CS is high, the
ADC141S626 is always in acquisition mode and thus consuming the minimum amount of power. Since CS must
be asserted to begin a conversion, the sample rate of the ADC141S626 is equal to the assertion rate of CS.
Proper operation requires that the fall of CS not occur simultaneously with a rising edge of SCLK. If the fall of CS
occurs during the rising edge of SCLK, the data might be clocked out one bit early. Whether or not the data is
clocked out early depends upon how close the CS transition is to the SCLK transition, the device temperature,
and the characteristics of the individual device. To ensure that the MSB is always clocked out at a given time
(the 3
rd
falling edge of SCLK), it is essential that the fall of CS always meet the timing requirement specified in
the Timing Specifications.
SCLK Input
The SCLK (serial clock) is used as the conversion clock to shift out the conversion result. SCLK is TTL and
CMOS compatible. Internal settling time requirements limit the maximum clock frequency while internal capacitor
leakage limits the minimum clock frequency. The ADC141S626 offers guaranteed performance with the clock
rates indicated in the Electrical Characteristics.
The ADC141S626 enters acquisition mode on the 16
th
falling edge of SCLK during a conversion frame.
Assuming that the LSB is clocked into a controller on the 16
th
rising edge of SCLK, there is a minimum
acquisition time period that must be met before a new conversion frame can begin. Other than the 16
th
rising
edge of SCLK that was used to latch the LSB into a controller, there is no requirement for the SCLK to transition
during acquisition mode. Therefore, it is acceptable to idle SCLK after the LSB has been latched into the
controller.
Copyright © 2007–2013, Texas Instruments Incorporated Submit Documentation Feedback 17
Product Folder Links: ADC141S626