Datasheet
ADC128S022
SNAS334E –AUGUST 2005–REVISED MARCH 2013
www.ti.com
ADC128S022 Converter Electrical Characteristics
(1)
(continued)
The following specifications apply for AGND = DGND = 0V, f
SCLK
= 0.8 MHz to 3.2 MHz, f
SAMPLE
= 50 ksps to 200 ksps, C
L
=
50pF, unless otherwise noted. Boldface limits apply for T
A
= T
MIN
to T
MAX
: all other limits T
A
= 25°C.
Symbol Parameter Conditions Typical Limits
(2)
Units
AC ELECTRICAL CHARACTERISTICS
f
SCLK
MIN Minimum Clock Frequency V
A
= V
D
= +2.7V to +5.25V 0.8 MHz (min)
f
SCLK
Maximum Clock Frequency V
A
= V
D
= +2.7V to +5.25V 16 3.2 MHz (max)
50 ksps (min)
f
S
Sample Rate Continuous Mode V
A
= V
D
= +2.7V to +5.25V
1000 200 ksps (max)
t
CONVERT
Conversion (Hold) Time V
A
= V
D
= +2.7V to +5.25V 13 SCLK cycles
30 40 % (min)
DC SCLK Duty Cycle V
A
= V
D
= +2.7V to +5.25V
70 60 % (max)
t
ACQ
Acquisition (Track) Time V
A
= V
D
= +2.7V to +5.25V 3 SCLK cycles
Acquisition Time + Conversion Time
Throughput Time 16 SCLK cycles
V
A
= V
D
= +2.7V to +5.25V
t
AD
Aperture Delay V
A
= V
D
= +2.7V to +5.25V 4 ns
ADC128S022 Timing Specifications
The following specifications apply for V
A
= V
D
= +2.7V to +5.25V, AGND = DGND = 0V, f
SCLK
= 0.8 MHz to 3.2 MHz, f
SAMPLE
=
50 ksps to 200 ksps, and C
L
= 50pF. Boldface limits apply for T
A
= T
MIN
to T
MAX
: all other limits T
A
= 25°C.
Symbol Parameter Conditions Typical Limits
(1)
Units
t
CSH
CS Hold Time after SCLK Rising Edge 0 10 ns (min)
t
CSS
CS Setup Time prior to SCLK Rising Edge 4.5 10 ns (min)
t
EN
CS Falling Edge to DOUT enabled 5 30 ns (max)
t
DACC
DOUT Access Time after SCLK Falling Edge 17 27 ns (max)
t
DHLD
DOUT Hold Time after SCLK Falling Edge 4 ns (typ)
t
DS
DIN Setup Time prior to SCLK Rising Edge 3 10 ns (min)
t
DH
DIN Hold Time after SCLK Rising Edge 3 10 ns (min)
t
CH
SCLK High Time 0.4 x t
SCLK
ns (min)
t
CL
SCLK Low Time 0.4 x t
SCLK
ns (min)
DOUT falling 2.4 20 ns (max)
t
DIS
CS Rising Edge to DOUT High-Impedance
DOUT rising 0.9 20 ns (max)
(1) Tested limits are specified to Texas Instruments' AOQL (Average Outgoing Quality Level).
6 Submit Documentation Feedback Copyright © 2005–2013, Texas Instruments Incorporated
Product Folder Links: ADC128S022