Datasheet

ADC128D818
SNAS483E –FEBRUARY 2010–REVISED MARCH 2013 www.ti.com
DC Electrical Characteristics
The following specifications apply for +3.0 V
DC
≤ V
+
≤ +5.5 V
DC
, External VREF = +2.56V, unless otherwise specified.
Boldface limits apply for T
A
= T
J
= T
MIN
to T
MAX
; all other limits T
A
= T
J
= 25°C
(1)
.
Symbol Parameter Conditions Min
(2)
Typical
(3)
Max
(2)
Units
POWER SUPPLY CHARACTERISTICS
V
+
Supply Voltage 3.0 3.3 or 5.0 5.5 V
External Reference Voltage 1.25 2.56 V+ V
VREF 2.56 V
Internal Reference Voltage
23 ppm/°C
Interface Inactive, V+ = 5.5V, Mode 2 0.74 mA
Interface Inactive, V+ = 3.6V, Mode 2 0.56 mA
Supply Current (see the POWER
I
+
MANAGEMENT section for more Shutdown Mode, V+ = 5.5V 0.65 mA
information).
Shutdown Mode, V+ = 3.6V 0.48 mA
Deep Shutdown Mode
(4)
. 10 µA
TEMPERATURE-to-DIGITAL CONVERTER CHARACTERISTICS
–40°C ≤ T
A
≤ +125°C ±3 °C
Temperature Error
–25°C ≤ T
A
≤ +100°C ±2 °C
Resolution 0.5 °C
ANALOG-to-DIGITAL CONVERTER CHARACTERISTICS
n Resolution 12-bit with full-scale at VREF = 2.56V. 0.625 mV
External VREF = 1.25V, Pseudo-
–1 0.36 1 LSb
Differential, V+ = 3.0V to 3.3V.
(4)
External VREF = 2.56V, Pseudo-
INL Integral Non-Linearity
Differential
–2 1.58 4 LSb
External VREF = 5.0V, Pseudo-
Differential, V+ = 5.0V to 5.5V.
DNL Differential Non-Linearity See
(5)
-1 ±0.25 1 LSb
Internal VREF, Single-Ended, V+ = 3.0V
to 3.6V.
–0.5 0.5 % of FS
Internal VREF, Single-Ended, V+ = 4.5V
to 5.5V
(7)
.
Internal VREF, Pseudo-Differential, V+ =
–0.3 0.5 % of FS
3.0V to 3.6V or V+ = 4.5V to 5.5V
(7)
.
External VREF = 1.25V, Single-Ended,
TUE Total Unadjusted Error
(6)
V+ = 3.0V to 3.6V.
–0.6 0.1 % of FS
External VREF = 2.56V, Single-Ended,
V+ = 3.0V to 5.5V.
External VREF = 1.25V, Pseudo-
Differential, V+ = 3.0V to 3.6V.
–0.45 0.2 % of FS
External VREF = 2.56V, Pseudo-
Differential, V+ = 3.0V to 5.5V.
(1) Each input and output is protected by an ESD structure to GND, as shown in the Pin Descriptions table. Input voltage magnitude up to
0.3V above V
+
or 0.3V below GND will not damage the ADC128D818. There are diodes that exist between some inputs and the power
supply rails. Errors in the ADC conversion can occur if these diodes are forward biased by more than 50mV. As an example, if V
+
is
4.50 V
DC
, INx (where 0 ≤ x ≤ 7) must be ≤ 4.55 V
DC
to ensure accurate conversions.
(2) Limits are ensured to AOQL (Average Outgoing Quality Level).
(3) Typicals are at T
J
= T
A
= 25°C and represent most likely parametric normal.
(4) Limit is specified by characterization.
(5) Limit is specified by design.
(6) TUE (Total Unadjusted Error) includes Offset, Gain and Linearity errors of the ADC.
(7) The range is up to 7/8 of full scale.
6 Submit Documentation Feedback Copyright © 2010–2013, Texas Instruments Incorporated
Product Folder Links: ADC128D818