Datasheet
ADC128D818
SNAS483E –FEBRUARY 2010–REVISED MARCH 2013
www.ti.com
Channel Disable Register — Address 08h
Default Value [7:0] = 0000_0000 binary
• This register must only be programmed when the device is in shutdown mode, that is, when the ‘START’ bit
of the “Configuration Register’ (address 00h) = 0.
• Whenever this register is programmed, all of the values in the Channel Reading Registers and Interrupt
Status Registers will return to their default values.
Bit Bit Name Read/Write Bit(s) Description
MODE 0
1: Conversions are skipped and disabled, value register reading will be 0, and
0 IN0 Disable Read/Write
error events will be suppressed.
1: Conversions are skipped and disabled, value register reading will be 0, and
1 IN1 Disable Read/Write
error events will be suppressed.
1: Conversions are skipped and disabled, value register reading will be 0, and
2 IN2 Disable Read/Write
error events will be suppressed
1: Conversions are skipped and disabled, value register reading will be 0, and
3 IN3 Disable Read/Write
error events will be suppressed.
1: Conversions are skipped and disabled, value register reading will be 0, and
4 IN4 Disable Read/Write
error events will be suppressed.
1: Conversions are skipped and disabled, value register reading will be 0, and
5 IN5 Disable Read/Write
error events will be suppressed.
1: Conversions are skipped and disabled, value register reading will be 0, and
6 IN6 Disable Read/Write
error events will be suppressed.
1: Conversions are skipped and disabled, value register reading will be 0, and
7 Temperature Disable Read/Write
error events will be suppressed.
MODE 1
1: Conversions are skipped and disabled, value register reading will be 0, and
0 IN0 Disable Read/Write
error events will be suppressed.
1: Conversions are skipped and disabled, value register reading will be 0, and
1 IN1 Disable Read/Write
error events will be suppressed.
1: Conversions are skipped and disabled, value register reading will be 0, and
2 IN2 Disable Read/Write
error events will be suppressed.
1: Conversions are skipped and disabled, value register reading will be 0, and
3 IN3 Disable Read/Write
error events will be suppressed.
1: Conversions are skipped and disabled, value register reading will be 0, and
4 IN4 Disable Read/Write
error events will be suppressed.
1: Conversions are skipped and disabled, value register reading will be 0, and
5 IN5 Disable Read/Write
error events will be suppressed.
1: Conversions are skipped and disabled, value register reading will be 0, and
6 IN6 Disable Read/Write
error events will be suppressed.
1: Conversions are skipped and disabled, value register reading will be 0, and
7 IN7 Disable Read/Write
error events will be suppressed.
MODE 2
1: Conversions are skipped and disabled, value register reading will be 0, and
0 IN0(+) & IN1(-) Disable Read/Write
error events will be suppressed.
1: Conversions are skipped and disabled, value register reading will be 0, and
1 IN3(+) & IN2(-) Disable Read/Write
error events will be suppressed.
1: Conversions are skipped and disabled, value register reading will be 0, and
2 IN4(+) & IN5(-) Disable Read/Write
error events will be suppressed.
1: Conversions are skipped and disabled, value register reading will be 0, and
3 IN7(+) & IN6(-) Disable Read/Write
error events will be suppressed.
4 Reserved Read Only
5 Reserved Read Only
6 Reserved Read Only
1: Conversions are skipped and disabled, value register reading will be 0, and
7 Temperature Disable Read/Write
error events will be suppressed.
MODE 3
30 Submit Documentation Feedback Copyright © 2010–2013, Texas Instruments Incorporated
Product Folder Links: ADC128D818