Datasheet

V
IL
2.4V
0.8V
D
OUT
SCLK
t
DH
t
DA
D
OUT
t
f
t
r
2.4V
0.8V
D
OUT
SCLK
CS
t
CONV
MSB
t
ACQ
1 2 3 4 5 6 15 16 17 18 19 20 21 22
HI-Z
DB10 DB1 DB0DB11
t
PD
33 34 35 3631 32 37 38
MSB
DB10 DB1 DB0DB11
MSB
DB10 DB1 DB0DB11
LSB
LSB
LSB
47 48
Channel A Data Channel B Data Channel A Data
t
CONV
t
ACQ
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16
t
ACQ
t
CONV
DB11 DB10 DB9 DB8 DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0
DOUT
SCLK
CS
4 Leading Zeroes
17
18 19 20 21 22 23 24 25 26 27 28 29 30 31 32
t
Power Down
DB11 DB10 DB9 DB8 DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0
DOUT
SCLK
CS
4 Leading Zeroes
Channel A Data
Channel B Data
ADC122S625
SNAS451A –FEBRUARY 2008–REVISED MARCH 2013 www.ti.com
Timing Diagrams
Figure 1. ADC122S625 Single Conversion Timing Diagram
Figure 2. ADC122S625 Continuous Conversion Timing Diagram
Figure 3. D
OUT
Rise and Fall Times
Figure 4. D
OUT
Hold and Access Times
6 Submit Documentation Feedback Copyright © 2008–2013, Texas Instruments Incorporated
Product Folder Links: ADC122S625