Datasheet
ADC121S101
www.ti.com
SNAS304F –JANUARY 2006–REVISED MAY 2013
ADC121S101 CONVERTER ELECTRICAL CHARACTERISTICS
(1)(2)
(continued)
The following specifications apply for V
A
= +2.7V to 5.25V, GND = 0V, f
SCLK
= 10 MHz to 20 MHz, C
L
= 15 pF, f
SAMPLE
= 500
ksps to 1 Msps, unless otherwise noted. Boldface limits apply for T
A
= -40°C to +125°C: all other limits T
A
= 25°C unless
otherwise noted.
Symbol Parameter Conditions Typical Limits
(2)
Units
DIGITAL INPUT CHARACTERISTICS
V
A
= +5.25V 2.4 V (min)
V
IH
Input High Voltage
V
A
= +3.6V 2.1 V (min)
V
A
= +5V 0.8 V (max)
V
IL
Input Low Voltage
V
A
= +3V 0.4 V (max)
I
IN
Input Current V
IN
= 0V or V
A
±0.1 ±1 µA (max)
C
IND
Digital Input Capacitance 2 4 pF (max)
DIGITAL OUTPUT CHARACTERISTICS
I
SOURCE
= 200 µA V
A
− 0.07 V
A
− 0.2 V (min)
V
OH
Output High Voltage
I
SOURCE
= 1 mA V
A
− 0.1 V
I
SINK
= 200 µA 0.03 0.4 V (max)
V
OL
Output Low Voltage
I
SINK
= 1 mA 0.1 V
I
OZH
, TRI-STATE Leakage
±0.1 ±10 µA (max)
I
OZL
Current
TRI-STATE Output
C
OUT
2 4 pF (max)
Capacitance
Output Coding Straight (Natural) Binary
POWER SUPPLY CHARACTERISTICS
2.7 V (min)
V
A
Supply Voltage
5.25 V (max)
V
A
= +5.25V, f
SAMPLE
= 1 Msps 2.0 3.2 mA (max)
Supply Current, Normal
Mode (Operational, CS low)
V
A
= +3.6V, f
SAMPLE
= 1 Msps 0.6 1.5 mA (max)
I
A
f
SCLK
= 0 MHz, V
A
= +5V, f
SAMPLE
= 0 ksps 500 nA
Supply Current, Shutdown
(CS high)
f
SCLK
= 20 MHz, V
A
= +5V, f
SAMPLE
= 0 ksps 60 µA
Power Consumption, V
A
= +5V 10 16 mW (max)
Normal Mode (Operational,
V
A
= +3V 2.0 4.5 mW (max)
CS low)
P
D
f
SCLK
= 0 MHz, V
A
= +5V, f
SAMPLE
= 0 ksps 2.5 µW
Power Consumption,
Shutdown (CS high)
f
SCLK
= 20 MHz, V
A
= +5V, f
SAMPLE
= 0 ksps 300 µW
AC ELECTRICAL CHARACTERISTICS
10 MHz (min)
f
SCLK
Clock Frequency
(3)
See
(4)
20 MHz (max)
500 ksps (min)
f
S
Sample Rate See
(4)
1 Msps (max)
40 % (min)
DC SCLK Duty Cycle f
SCLK
= 20 MHz 50
60 % (max)
Minimum Time Required for
t
ACQ
350 ns (max)
Acquisition
t
QUIET
See
(5)
50 ns (min)
t
AD
Aperture Delay 3 ns
t
AJ
Aperture Jitter 30 ps
(3) This condition is for f
SCLK
= 20 MHz.
(4) This is the frequency range over which the electrical performance is guaranteed. The device is functional over a wider range which is
specified under Operating Ratings.
(5) Minimum Quiet Time required by bus relinquish and the start of the next conversion.
Copyright © 2006–2013, Texas Instruments Incorporated Submit Documentation Feedback 5
Product Folder Links: ADC121S101