Datasheet

SCLK
DO
t
ACC
t
SD
t
HDO
t
DDO
t
HDO
t
DDO
2.4V2.4V 2.4V
0.4V
0.4V
t
SET-UP
t
CD
0 1 2 3 4 n
CS
DOR
EOC
ADC12130, ADC12132, ADC12138
SNAS098G –MARCH 2000–REVISED MARCH 2013 www.ti.com
Figure 51. DI Data Input Timing
Figure 52. DO Data Output Timing Using CS
Figure 53. DO Data Output Timing with CS Continuously Low
22 Submit Documentation Feedback Copyright © 2000–2013, Texas Instruments Incorporated
Product Folder Links: ADC12130 ADC12132 ADC12138