Datasheet

ADC12048
www.ti.com SNAS105B –APRIL 2000–REVISED MARCH 2013
The MUX channel is the channel selected on the most recent write cycle.
Figure 18. Sync-In Read and Convert Cycles.
Figure 19. 8-Bit Bus Read Cycle (Sync-Out)
Copyright © 2000–2013, Texas Instruments Incorporated Submit Documentation Feedback 15
Product Folder Links: ADC12048