Datasheet

t
CSH
SCLK
CS
t
CSS
CS
t
CONVERT
t
ACQ
t
CH
t
CL
t
EN
t
DH
t
DS
FOUR ZEROS
DB8
DONTC DONTC ADD2 ADD1 ADD0
DONTC
DONTC DONTC
DB9
DB7 DB6
B1
14
87654321
DB0
DIN
DOUT
SCLK
CS
t
DIS
15 16
t
DACC
t
DHLD
TWO ZEROS
8 9 10 11 12 13 14 15 16
Track
Hold
Power Up
ADD2 ADD1 ADD0
DB9 DB8 DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0
DIN
DOUT
SCLK
CS
Control register
1 2 3 4 5 6 7
1 2 3 4 5 6 7
ADD2 ADD1 ADD0
8
DB9 DB8 DB7
Power
Down
Power Up
Track
Hold
FOUR ZEROS SIX ZEROS
ADC108S052
www.ti.com SNAS337G –SEPTEMBER 2005–REVISED MARCH 2013
Timing Diagrams
Figure 2. ADC108S052 Operational Timing Diagram
Figure 3. ADC108S052 Serial Timing Diagram
Figure 4. SCLK and CS Timing Parameters
Copyright © 2005–2013, Texas Instruments Incorporated Submit Documentation Feedback 7
Product Folder Links: ADC108S052