Datasheet

ADC108S052
www.ti.com SNAS337G –SEPTEMBER 2005–REVISED MARCH 2013
ADC108S052 Converter Electrical Characteristics
(1)
(continued)
The following specifications apply for V
A
= V
D
= +2.7V to +5.25V, AGND = DGND = 0V, f
SCLK
= 3.2 MHz to 8 MHz, f
SAMPLE
=
200 ksps to 500 ksps, and C
L
= 50pF, unless otherwise noted. Boldface limits apply for T
A
= T
MIN
to T
MAX
: all other limits T
A
= 25°C.
Limits
Parameter Test Conditions Typ Units
(2)
POWER SUPPLY CHARACTERISTICS (C
L
= 10 pF)
2.7 V (min)
V
A
, V
D
Analog and Digital Supply Voltages V
A
≥ V
D
5.25 V (max)
V
A
= V
D
= +2.7V to +3.6V,
0.49 1.1 mA (max)
f
SAMPLE
= 500 kSPS, f
IN
= 40 kHz
Total Supply Current
Normal Mode ( CS low)
V
A
= V
D
= +4.75V to +5.25V,
1.50 2.4 mA (max)
f
SAMPLE
= 500 kSPS, f
IN
= 40 kHz
I
A
+ I
D
V
A
= V
D
= +2.7V to +3.6V,
30 nA
f
SCLK
= 0 ksps
Total Supply Current
Shutdown Mode (CS high)
V
A
= V
D
= +4.75V to +5.25V,
60 nA
f
SCLK
= 0 ksps
V
A
= V
D
= +3.0V
1.5 3.3 mW (max)
f
SAMPLE
= 500 kSPS, f
IN
= 40 kHz
Power Consumption
Normal Mode ( CS low)
V
A
= V
D
= +5.0V
7.5 12.1 mW (max)
f
SAMPLE
= 500 kSPS, f
IN
= 40 kHz
P
C
V
A
= V
D
= +3.0V
0.09 µW
f
SCLK
= 0 ksps
Power Consumption
Shutdown Mode (CS high)
V
A
= V
D
= +5.0V
0.30 µW
f
SCLK
= 0 ksps
AC ELECTRICAL CHARACTERISTICS
f
SCLK
MIN Minimum Clock Frequency 0.8 3.2 MHz (min)
f
SCLK
Maximum Clock Frequency 16 8 MHz (max)
50 200 ksps (min)
Sample Rate
f
S
Continuous Mode
1000 500 ksps (max)
t
CONVERT
Conversion (Hold) Time 13 SCLK cycles
30 40 % (min)
DC SCLK Duty Cycle
70 60 % (max)
t
ACQ
Acquisition (Track) Time 3 SCLK cycles
Throughput Time Acquisition Time + Conversion Time 16 SCLK cycles
t
AD
Aperture Delay 4 ns
Copyright © 2005–2013, Texas Instruments Incorporated Submit Documentation Feedback 5
Product Folder Links: ADC108S052