Datasheet

ADC101C021, ADC101C027
SNAS446D –FEBRUARY 2008–REVISED FEBRUARY 2013 www.ti.com
V
HYST
-- Alert Hysteresis Register
This register holds the hysteresis value used to determine the alert condition. After a V
HIGH
or V
LOW
alert occurs,
the conversion result must move within the V
HIGH
or V
LOW
limit by more than this value to clear the alert
condition. Note: If the Alert Hold bit is set in the configuration register, alert conditions will not self-clear.
Pointer Address 05h (Read/Write)
Default Value: 0000h
D15 D14 D13 D12 D11 D10 D9 D8
Reserved Hysteresis [9:6]
D7 D6 D5 D4 D3 D2 D1 D0
Hysteresis [5:0] Reserved
Bits Name Description
15:12 Reserved Always reads zeros. Zeros must be written to these bits.
11:2 Hysteresis Sets the hysteresis value used to determine the alert condition. D11 is MSB. After a V
HIGH
or V
LOW
alert occurs, the conversion result must move within the V
HIGH
or V
LOW
limit by more than this value to
clear the alert condition.
Note: If the Alert Hold bit is set in the configuration register, alert conditions will not self-clear.
1:0 Reserved Always reads zeros. Zeros must be written to these bits.
V
MIN
-- Lowest Conversion Register
This register holds the Lowest Conversion result when in the automatic conversion mode. Each conversion result
is compared against the contents of this register. If the value is lower, it becomes the lowest conversion and
replaces the current value. If the value is higher, the register contents remain unchanged. The lowest conversion
value can be cleared at any time by writing 0FFFh to this register. The value of this register will update
automatically when the automatic conversion mode is enabled, but is NOT updated in the normal mode.
Pointer Address 06h (Read/Write)
Default Value: 0FFFh
D15 D14 D13 D12 D11 D10 D9 D8
Reserved Lowest Conversion [9:6]
D7 D6 D5 D4 D3 D2 D1 D0
Lowest Conversion [5:0] Reserved
Bits Name Description
15:12 Reserved Always reads zeros. Zeros must be written to these bits.
11:2 Lowest Conversion Contains the Lowest Conversion result. D11 is MSB.
1:0 Reserved Always reads zeros. Zeros must be written to these bits.
22 Submit Documentation Feedback Copyright © 2008–2013, Texas Instruments Incorporated
Product Folder Links: ADC101C021 ADC101C027