Datasheet
ADC08200
www.ti.com
SNAS136M –APRIL 2001–REVISED MARCH 2013
Converter Electrical Characteristics (continued)
The following specifications apply for V
A
= V
DR
= +3.0V
DC
, V
RT
= +1.9V, V
RB
= 0.3V, C
L
= 5 pF, f
CLK
= 200 MHz at 50% duty
cycle. Boldface limits apply for T
J
= T
MIN
to T
MAX
: all other limits T
J
= 25°C
(1)(2)(3)
Units
Symbol Parameter Conditions Typical
(4)
Limits
(4)
(Limits)
POWER SUPPLY CHARACTERISTICS
DC Input 69.75 86 mA (max)
I
A
Analog Supply Current
f
IN
= 10 MHz, V
IN
= FS − 3 dB 69.75 mA
I
DR
Output Driver Supply Current DC Input, PD = Low 0.25 0.6 mA (max)
DC Input, PD = Low 70 86.6 mA (max)
I
A
+ I
DR
Total Operating Current
CLK Low, PD = Hi 0.3 mA
DC Input, Excluding Reference 210 260 mW (max)
PC Power Consumption
CLK Low, PD = Hi 1 mW
FSE change with 2.7V to 3.3V change in
PSRR
1
Power Supply Rejection Ratio 54 dB
V
A
SNR reduction with 200 mV at 1MHz on
PSRR
2
Power Supply Rejection Ratio 45 dB
supply
AC ELECTRICAL CHARACTERISTICS
f
C1
Maximum Conversion Rate 230 200 MHz (min)
f
C2
Minimum Conversion Rate 10 MHz
t
CL
Minimum Clock Low Time 0.87 1.0 ns (min)
t
CH
Minimum Clock High Time 0.65 0.75 ns (min)
CLK to Data Invalid, V
A
= 3.3V to 3.6V, t
A
Output Hold Time, Output Falling
(5)
2.4 3.3 ns (max)
= −40°C to +105°C, C
L
= 8 pF
t
OH
CLK to Data Invalid, V
A
= 3.3V to 3.6V, t
A
Output Hold Time, Output Rising
(5)
1.9 2.5 ns (max)
= −40°C to +105°C, C
L
= 8 pF
2.4 ns (min)
CLK to Data Transition, V
A
= 3.3V to
Output Delay, Output Falling
(5)
3.9
3.6V, V
A
= −40°C to +105°C, C
L
= 8 pF
5.1 ns (max)
t
OD
2.4 ns (min)
CLK to Data Transition, V
A
= 3.3V to
Output Delay, Output Rising
(5)
3.3
3.6V, t
A
= −40°C to +105°C, C
L
= 8 pF
4.0 ns (max)
Output Falling, V
A
= 3.3V, C
L
= 8 pF,
0.73 V/ns
t
A
= −40°C to +105°C
t
SLEW
Output Slew Rate
(6)
Output Rising, V
A
= 3.3V, C
L
= 8 pF,
0.88 V/ns
t
A
= −40°C to +105°C
Pipeline Delay (Latency) 6 Clock Cycles
t
AD
Sampling (Aperture) Delay CLK Rise to Acquisition of Data 2.6 ns
t
AJ
Aperture Jitter 2 ps rms
(5) These specifications are ensured by design and not tested.
(6) Typical output slew rate is based upon the maximum t
OD
and t
OH
figures.
Copyright © 2001–2013, Texas Instruments Incorporated Submit Documentation Feedback 7
Product Folder Links: ADC08200