Datasheet

ManualsBrandsTEXAS INSTRUMENTS ManualsLogic ICsLogic IC - Switch FET bus switch Single supply BGA 54 MicroStar Junior (8.0x5.5)



    

SCDS204 − JULY 2005

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

D Member of the Texas Instruments

Widebus Family

D 5-Ω Switch Connection Between Two Ports

D Rail-to-Rail Switching on Data I/O Ports

D I

off

Supports Partial-Power-Down Mode

Operation

D Latch-Up Performance Exceeds 250 mA Per

JESD 17

D ESD Protection Exceeds JESD 22

− 2000-V Human-Body Model (A114-A)

description/ordering information

The SN74CBTLV16211C provides 24 bits of high-speed bus switching. The low on-state resistance of the switch

allows connections to be made with minimal propagation delay.

The device is organized as dual 12-bit bus switches with separate output-enable (OE

) inputs. It can be used

as two 12-bit bus switches or as one 24-bit bus switch. When OE

is low, the associated 12-bit bus switch is on,

and port A is connected to port B. When OE

is high, the switch is open, and the high-impedance state exists

between the two ports.

This device is fully specified for partial-power-down applications using I

off

. The I

off

feature ensures that

damaging current will not backflow through the device when it is powered down. The device has isolation during

power off.

To ensure the high-impedance state during power up or power down, OE

should be tied to V

through a pullup

resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

ORDERING INFORMATION

PACKAGE

†

ORDERABLE

PART NUMBER

TOP-SIDE

MARKING

−40°C to 85°C

VFBGA − GRD Tape and reel 74CBTLV16211CGRDR

CN211

−40

C to 85

VFBGA − ZRD (Pb-free) Tape and reel 74CBTLV16211CZRDR

CN211

†

Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are

available at www.ti.com/sc/package.

  !" # $%&" !#  '%()$!" *!"&+

*%$"# $ " #'&$$!"# '& ",& "&#  &-!# #"%&"#

#"!*!* .!!"/+ *%$" '$&##0 *&# " &$&##!)/ $)%*&

"&#"0  !)) '!!&"&#+

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of

Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Summary of content (11 pages)

PAGE 1
SCDS204 − JULY 2005 D Member of the Texas Instruments D D D D Latch-Up Performance Exceeds 250 mA Per Widebus Family 5-Ω Switch Connection Between Two Ports Rail-to-Rail Switching on Data I/O Ports Ioff Supports Partial-Power-Down Mode Operation D JESD 17 ESD Protection Exceeds JESD 22 − 2000-V Human-Body Model (A114-A) description/ordering information The SN74CBTLV16211C provides 24 bits of high-speed bus switching.
PAGE 2
SCDS204 − JULY 2005 GRD OR ZRD PACKAGE (TOP VIEW) 1 2 3 4 5 terminal assignments 6 1 2 3 4 5 6 A A 1A2 1A1 NC 2OE 1B1 1B2 B B 1A4 1A3 1A7 1OE 1B3 1B4 C C 1A6 1A5 GND 1B7 1B5 1B6 D D 1A10 1A9 1A8 1B8 1B9 1B10 E E 1A12 1A11 2A1 2B1 1B11 1B12 F 2A4 2A3 2A2 2B2 2B3 2B4 G 2A6 2A5 GND 2B5 2B6 2B9 2B7 2B8 2B10 2B11 2B12 F G H J H 2A8 2A7 VCC 2A9 J 2A12 2A11 2A10 NC − No internal connection
PAGE 3
SCDS204 − JULY 2005 simplified schematic, each FET switch B A (OE) absolute maximum ratings over operating free-air temperature range (unless otherwise noted)† Supply voltage range, VCC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . −0.5 V to 4.6 V Input voltage range, VI (see Note 1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . −0.
PAGE 4
SCDS204 − JULY 2005 electrical characteristics over recommended operating free-air temperature range (unless otherwise noted) PARAMETER TEST CONDITIONS VIK II VCC = 3 V, VCC = 3.6 V, II = −18 mA VI = VCC or GND Ioff ICC VCC = 0, VCC = 3.6 V, VI or VO = 0 to 3.6 V IO = 0, VCC = 3.6 V, VI = 3.3 V or 0 One input at 3 V, VO = 3.
PAGE 5
SCDS204 − JULY 2005 PARAMETER MEASUREMENT INFORMATION 2 × VCC RL From Output Under Test S1 Open GND CL (see Note A) TEST S1 tPLH/tPHL tPLZ/tPZL tPHZ/tPZH Open 2 × VCC GND RL LOAD CIRCUIT VCC CL RL V∆ 2.5 V ±0.2 V 3.3 V ±0.3 V 30 pF 50 pF 500 Ω 500 Ω 0.15 V 0.
PAGE 6
PACKAGE OPTION ADDENDUM www.ti.
PAGE 7
PACKAGE MATERIALS INFORMATION www.ti.com 19-Mar-2008 TAPE AND REEL INFORMATION *All dimensions are nominal Device Package Package Pins Type Drawing SPQ Reel Reel Diameter Width (mm) W1 (mm) A0 (mm) B0 (mm) K0 (mm) P1 (mm) W Pin1 (mm) Quadrant 74CBTLV16211CGRDR BGA MI CROSTA R JUNI OR GRD 54 1000 330.0 16.4 5.8 8.3 1.55 8.0 16.0 Q1 74CBTLV16211CZRDR BGA MI CROSTA R JUNI OR ZRD 54 1000 330.0 16.4 5.8 8.3 1.55 8.0 16.
PAGE 8
PACKAGE MATERIALS INFORMATION www.ti.com 19-Mar-2008 *All dimensions are nominal Device Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm) 74CBTLV16211CGRDR BGA MICROSTAR JUNIOR GRD 54 1000 333.2 345.9 28.6 74CBTLV16211CZRDR BGA MICROSTAR JUNIOR ZRD 54 1000 333.2 345.9 28.
PAGE 9
PAGE 10
PAGE 11
IMPORTANT NOTICE Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.