User's Guide
xE922-3GR Hardware User Guide
1VV0301272 Rev.0.8 2017-01-05
Reproduction forbidden without written authorization from Telit Communications S.p.A. - All Rights
Reserved. Page 22 of 112
2.6. High level block Diagram
· Digital baseband DBB SoC:
Intel IoTG Atom x3 (quad-core CPU/GPU), multimedia & connectivity, cellular modem accelerators
MCP multi chip package memory subsystem ( eMMC+ LPDDR3)
· Analog baseband ABB :
Intel AG620 (WiFi-BT/cellular 2G/3G quad-band transceivers, GNSS receiver,power managemant
unit PMU, audio frontend AFE)
· RF front end SAW filters / power amplifiers
Figure 1