User's Guide

ATOP3.5G Product Description
80447ST10636A rev.10 – 2015-03-03
Reproduction forbidden without written authorization from Telit Communications S.p.A. - All Rights
Reserved. Page 20 of 66
Mod. 0808 2011-07 Rev.2
8.1.2 Utility Processor block diagram
Figure 5 LPC1768 block diagram
Remark: Some interfaces, such as 1 UART, 1 I
2
C-bus, 1 SSP are not available externally, as they
are used within ATOP 3.5G. For more details, refer to Section 7.2.2.