User's Guide

All rights reserved Suzhou Pairlink Network Technology Ltd.
- 7 -
4.Hardware design and PCB layout
4.1.Pin assignment and Pin description
ab
Tigerkin Pin definition can refer to Figure 2.
Table 1:Module Pin Description
Pin
Number
Pin Name
I/O
POR
State
Alternate Function Description
10
VBAT
ADI
/
Power Supply
1,2,20
GND
GND
/
Connect to Ground
9
RESET
DI
INPUT. Reset signal (active Low). Floating if
not used
3
UART_RTS
I,PU
RTS for HCI UART interface. NC if unused.
4
UART_CTS
I,PU
CTS for HCI UART interface: NC if unused.
5
UART_TXD
O,PU
Serial data input for the HCI UART interface.
6
UART_RXD
I
Serial data input for the HCI UART interface.
7
SPI_MISO
I
SPI Master In Slave Out. For Test.
8
P7
DIO
Floating
GPIO:P7/PUART_CTS
PWM5
11
P4/PUART_RX
DIO
Floating
GPIO:P4/PUART_RX
12
P5/PUART_TX
DIO
Floating
GPIO:P5/PUART_TX
13
P6
DIO
Floating
GPIO:P6/PUART_RTS
PWM4
14
P0/ADC0
DIO
Floating
GPIO:P0
ADC0
15
P1/ADC1
DIO
Floating
GPIO:P1
ADC1
16
P29/PWM3
DIO
Floating
GPIO:P29/PWM3
17
P28/PWM2
DIO
Floating
GPIO:P28/PWM2
18
P27/PWM1
DIO
Floating
GPIO:P27/PWM1
19
P26/PWM0
DIO
Floating
GPIO:P26/PWM0
a. All GPIOs are supermux. All GPIOs can be programmed for any alternative functions. For
example, key scan, SPI, I2C, IR_TX, quadrature, peripheral UART, PWM, etc.
b. During power-on reset, all inputs are disabled.