Datasheet

Pin connection VNI8200XP
8/40 DocID15234 Rev 6
3 Pin connection
Figure 2. Pin connection (top view)
Table 2. Pin description
Pin Name Type Description
1 SEL2 Logic input SPI/parallel selection mode
2 SEL1/IN1 Logic input 8/16-bit SPI selection mode/channel 1 input
3 WD_EN/ IN2 Logic/analog input Watchdog enable_setting/channel 2 input
4 OUT_EN /IN3 Logic input Output enable/channel 3 input
5 WD/IN4 Logic input
Watchdog input. The internal watchdog counter is
cleared on the falling edges/channel 4 input.
6 SDI/IN5 Logic input Serial data input/channel 5 input
7 CLK/IN6 Logic input Serial clock/channel 6 input
8SS
/IN7 Logic input Slave select/channel 7 input
9 SDO/IN8 Logic input/output Serial data output/channel 8 input
10 VREG Power supply SPI/inputs/LED supply voltage
11 COL0 Open source output LED source output
12 COL1 Open source output LED source output
13 DCVDD Analog output
Internally generated DC-DC low voltage supply. (To be
connected to external 10 nF capacitor).
6(/
6(/,1
:'B(1,1
287B(1,1
:',1
6',,1
&/.,1
66,1
95(*

&2/

&2/

'&9''

95()

52:

52:

52:

52:

3*

)$8/7

7:$5 1

)%

*1'

3+$6(

%227

1&

287

287

287

287

287

287

287

287

1&

1&

6'2,1
7$% 9FF
$0Y