Datasheet

ManualsBrandsSTMICROELECTRONICS ManualsPMICsPMIC - ELCs High side LSOP 12

September 2013 Rev 3 1/34

VND5E160J-E

Double channel high side driver for automotive applications

Features

■ General

– Inrush current active management by

power limitation

– Very low stand-by current

– 3.0V CMOS compatible inputs

– Optimized electromagnetic emissions

– Very low electromagnetic susceptibility

– In compliance with the 2002/95/EC

european directive

■ Diagnostic functions

– Open Drain status output

– On-state open load detection

– Off-state open load detection

– Output short to V

detection

– Overload and short to ground (power

limitation) indication

– Thermal shut-down indication

■ Protections

– Undervoltage shut-down

– Overvoltage clamp

– Load current limitation

– Self limiting of fast thermal transients

– Protection against loss of ground and loss

of V

– Over-temperature shut-down with

autorestart (thermal shut-down)

– Reverse battery protected

(a)

– Electrostatic discharge protection

Application

■ All types of resistive, inductive and capacitive

loads

Description

The VND5E160J-E is a double channel high-side

driver manufactured in the ST proprietary

VIPower M0-5 technology and housed in the tiny

PowerSSO-12 package.

The VND5E160J-E is designed to drive automotive

grounded loads delivering protection, diagnostics

and easy 3V and 5V CMOS-compatible interface

with any microcontroller.

The device integrates advanced protective

functions such as load current limitation, inrush

and overload active management by power

limitation, over-temperature shut-off with auto-

restart and over-voltage active clamp.

A dedicated active low digital status pin is

associated with every output channel in order to

provide Enhanced diagnostic functions including

fast detection of overload and short-circuit to

ground, over-temperature indication, short-circuit

to V

diagnosis and ON & OFF state open-load

detection.

The diagnostic feedback of the whole device can

be disabled by pulling the STAT_DIS pin up, thus

allowing wired-ORing with other similar devices.

Max supply voltage V

41V

Operating voltage range V

4.5 to 28V

Max on-state resistance (per ch.) R

160 m

Current limitation (typ) I

LIMH

10A

Off state supply current I

2 µA

(1)

1. Typical value with all loads connected.

a. See Application schematic on page 22.

PowerSSO-12

www.st.com

Summary of content (34 pages)

PAGE 1
VND5E160J-E Double channel high side driver for automotive applications Features Max supply voltage VCC 41V Operating voltage range VCC 4.5 to 28V Max on-state resistance (per ch.) RON 160 m Current limitation (typ) ILIMH 10A Off state supply current IS 2 µA(1) 1. Typical value with all loads connected. ■ ■ ■ General – Inrush current active management by power limitation – Very low stand-by current – 3.
PAGE 2
Contents VND5E160J-E Contents 1 Block diagram and pin configuration . . . . . . . . . . . . . . . . . . . . . . . . . . . 5 2 Electrical specifications . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7 3 2.1 Absolute maximum ratings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7 2.2 Thermal data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8 2.3 Electrical characteristics . . . . . . . . . .
PAGE 3
VND5E160J-E List of tables List of tables Table 1. Table 2. Table 3. Table 4. Table 5. Table 6. Table 7. Table 8. Table 9. Table 10. Table 11. Table 12. Table 13. Table 14. Table 15. Table 16. Pin function . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5 Suggested connections for unused and not connected pins . . . . . . . . . . . . . . . . . . . . . . . . 6 Absolute maximum ratings . . . . . . . . . . . . . . . . . . . . . . .
PAGE 4
List of figures VND5E160J-E List of figures Figure 1. Figure 2. Figure 3. Figure 4. Figure 5. Figure 6. Figure 7. Figure 8. Figure 9. Figure 10. Figure 11. Figure 12. Figure 13. Figure 14. Figure 15. Figure 16. Figure 17. Figure 18. Figure 19. Figure 20. Figure 21. Figure 22. Figure 23. Figure 24. Figure 25. Figure 26. Figure 27. Figure 28. Figure 29. Figure 30. Figure 31. Figure 32. Figure 33. Figure 34. Figure 35. Figure 36. Figure 37. Figure 38. Figure 39. Figure 40. Figure 41. 4/34 Block diagram . .
PAGE 5
VND5E160J-E Block diagram and pin configuration Figure 1. Block diagram VCC Signal Clamp Undervoltage IN1 Control & Diagnostic 1 Power Clamp DRIVER IN2 VON Limitation Over temp. CH 1 Current Limitation OFF State Open load ST_ DIS ON State Open load CONTROL & DIAGNOSTIC Channels 2 1 Block diagram and pin configuration CH 2 OUT2 ST1 ST2 OUT1 OVERLOAD PROTECTION (ACTIVE POWER LIMITATION) LOGIC GND Table 1. Pin function Name VCC OUTPUTn GND INPUTn Function Battery connection.
PAGE 6
Block diagram and pin configuration Figure 2. VND5E160J-E Configuration diagram (top view) TAB = Vcc GND STAT_DIS INPUT 1 STATUS 1 STATUS 2 INPUT 2 Table 2. 6/34 12 11 10 9 8 7 1 2 3 4 5 6 N.C. OUTPUT 1 OUTPUT 1 OUTPUT 2 OUTPUT 2 N.C. Suggested connections for unused and not connected pins Connection / pin Status N.C.
PAGE 7
VND5E160J-E 2 Electrical specifications Electrical specifications Figure 3. Current and voltage conventions IS VCC VCC VFn ISD IOUTn STAT_DIS OUTPUTn VSD VOUTn IINn ISTATn INPUTn STATUSn VINn VSTATn GND IGND Note: VFn = VOUTn - VCC during reverse battery condition. 2.1 Absolute maximum ratings Stressing the device above the ratings listed in the “Absolute maximum ratings” tables may cause permanent damage to the device.
PAGE 8
Electrical specifications Table 3. Absolute maximum ratings Symbol Value Unit VESD Electrostatic discharge (Human body model: R=1.5KC=100pF) – INPUT – STATUS – STAT_DIS – OUTPUT – VCC 4000 4000 4000 5000 5000 V V V V V VESD Charge device model (CDM-AEC-Q100-011) 750 V Junction operating temperature - 40 to 150 °C Storage temperature - 55 to 150 °C Tj Tstg 2.2 Parameter Thermal data Table 4.
PAGE 9
VND5E160J-E 2.3 Electrical specifications Electrical characteristics Values specified in this section are for 8V
PAGE 10
Electrical specifications Table 7. Symbol VND5E160J-E Status pin (VSD=0) Parameter Test conditions Min. Typ. Max. Unit VSTAT Status low output voltage ISTAT= 1.6 mA, VSD=0V 0.5 V ILSTAT Status leakage current Normal operation or VSD=5V, VSTAT= 5V 10 µA CSTAT Status pin input capacitance Normal operation or VSD=5V, VSTAT= 5V 100 pF VSCL Status clamp voltage ISTAT= 1mA ISTAT= - 1mA 7 V V Table 8.
PAGE 11
VND5E160J-E Electrical specifications Table 9. Symbol Open load detection (8V
PAGE 12
Electrical specifications Figure 4. VND5E160J-E Status timings OPEN LOAD STATUS TIMING (without external pull-up) IOUT < IOL VIN OPEN LOAD STATUS TIMING (with external pull-up) IOUT < IOL VIN VOUT > VOL VOUT < VOL VSTAT VSTAT tDOL(on) tDOL(on) tPOL OVER TEMP STATUS TIMING OUTPUT STUCK TO Vcc Tj > TTSD IOUT > IOL VIN VOUT > VOL VIN VSTAT VSTAT tDOL(on) Figure 5.
PAGE 13
VND5E160J-E Electrical specifications Figure 6. Switching characteristics VOUT tWon tWoff 90% 80% dVOUT/dt(off) dVOUT/dt(on) 10% tr tf t INPUT td(on) td(off) t Table 11.
PAGE 14
Electrical specifications Table 12. VND5E160J-E Electrical transient requirements ISO 7637-2: 2004(E) Test levels Number of pulses or test times Burst cycle / pulse repetition time Delays and Impedance Test pulse III IV 1 -75 V -100 V 5000 pulses 0.5 s 5s 2 ms, 10  2a +37 V +50 V 5000 pulses 0.2 s 5s 50 s, 2  3a -100 V -150 V 1h 90 ms 100 ms 0.1 s, 50  3b +75 V +100 V 1h 90 ms 100 ms 0.1 s, 50  4 -6 V -7 V 1 pulse 100 ms, 0.
PAGE 15
VND5E160J-E 2.4 Electrical specifications Waveforms Figure 7. Normal operation Normal operation INPUT Nominal load Nominal load IOUT VSTATUS VST_DIS Figure 8.
PAGE 16
Electrical specifications Figure 9. VND5E160J-E Overload or Short to GND Overload or Short to GND INPUT ILimH > Power Limitation Thermal cycling ILimL > IOUT VSTATUS VST_DIS Figure 10.
PAGE 17
VND5E160J-E Electrical specifications Figure 11. Open Load with external pull-up Open Load with external pull-up INPUT VOUT VPU > VOL VOL IOUT tDOL(on) VSTATUS VST_DIS Figure 12.
PAGE 18
Electrical specifications VND5E160J-E Figure 13. Short to VCC Short to VCC INPUT Resistive Short to VCC Hard Short to VCC VOUT > VOL VOUT > VOL VOL VOUT IOUT > IOL IOUT < IOL IOL IOUT tDOL(on) tDSTK(on) VSTATUS VST_DIS Figure 14.
PAGE 19
VND5E160J-E 2.5 Electrical specifications Electrical characteristics curves Figure 15. Off state output current Figure 16. High level input current Iloff (nA) Iih (µA) 300 5 4,5 250 Off State Vcc=13V Vin=Vout=0V 200 Vin=2.1V 4 3,5 150 3 2,5 100 2 50 1,5 0 1 -50 -25 0 25 50 75 100 125 150 175 -50 -25 0 25 Tc (°C) 50 75 100 125 150 175 100 125 150 175 Tc (°C) Figure 17. Input clamp voltage Figure 18.
PAGE 20
Electrical specifications VND5E160J-E Figure 21. On state resistance vs Tcase Figure 22. High level STAT_DIS current Isdh (µA) Ron (mOhm) 5 300 4,5 Iout= 1A Vcc=13V 250 Vsd= 2.1V 4 3,5 200 3 150 2,5 2 100 1,5 1 50 -50 -25 0 25 50 75 100 125 150 -50 175 -25 0 25 50 75 100 125 150 175 150 175 150 175 Tc (°C) Tc (°C) Figure 23. On state resistance vs VCC Figure 24. Low level input current Iil (µA) Ron (mOhm) 5 300 Tc=150°C 4,5 Vin=0.
PAGE 21
VND5E160J-E Electrical specifications Figure 27. Undervoltage shutdown Figure 28. Turn-Off voltage slope Vusd (V) (dVout/dt )Off (V/ms) 7 1400 6 1200 5 1000 4 800 3 600 2 400 1 200 Vcc=13V RI= 13 Ohm 0 0 -50 -25 0 25 50 75 100 125 150 -50 175 -25 0 25 50 75 100 125 150 175 Tc (°C) Tc (°C) Figure 29. STAT_DIS clamp voltage Figure 30.
PAGE 22
Application information 3 VND5E160J-E Application information Figure 32. Application schematic +5V +5V VCC Rprot STAT_DIS Dld Rprot INPUT MCU OUTPUT Rprot STATUS GND VGND RGND DGND Note: Channels 2 has the same internal circuit as channel 1. 3.1 GND protection network against reverse battery 3.1.1 Solution 1: resistor in the ground line (RGND only) This solution can be used with any type of load. The following is an indication on how to dimension the RGND resistor. 1.
PAGE 23
VND5E160J-E Application information If the calculated power dissipation leads to a large resistor or several devices have to share the same resistor then ST suggests Solution 2 is used (see below). 3.1.2 Solution 2: diode (DGND) in the ground line A resistor (RGND=1kshould be inserted in parallel to DGND if the device drives an inductive load. This small signal diode can be safely shared amongst several different HSDs.
PAGE 24
Application information 3.4 VND5E160J-E Open load detection in Off state Off-state open-load detection requires an external pull-up resistor (RPU) connected between the OUTPUT pin and a positive supply voltage (VPU) like the +5V line used to supply the microprocessor. The external resistor has to be selected according to the following requirements: 1.
PAGE 25
VND5E160J-E 3.5 Application information Maximum demagnetization energy (VCC = 13.5V) Figure 34.
PAGE 26
Package and PC board thermal data VND5E160J-E 4 Package and PC board thermal data 4.1 PowerSSO-12 thermal data Figure 35. PowerSSO-12 PC board Note: Layout condition of Rth and Zth measurements (PCB: Double layer, Thermal Vias, FR4 area= 77mm x 86mm, PCB thickness=1.6mm, Cu thickness=70µm (front and back side), Copper areas: from minimum pad lay-out to 8cm2). Figure 36. Rthj-amb vs.
PAGE 27
VND5E160J-E Package and PC board thermal data Figure 37. PowerSSO-12 thermal impedance junction ambient single pulse (one channel ON) ZTH ( ° C/ W) 100 Footprint 2 cm2 8 cm2 10 1 0,001 0,01 0,1 1 Time ( s) 10 100 1000 Equation 1: pulse calculation formula Z TH = R TH +Z THtp 1 –  where  = tP/T Figure 38. Thermal fitting model of a double channel HSD in PowerSSO-12 (b) b.
PAGE 28
Package and PC board thermal data Table 13. 28/34 VND5E160J-E Thermal parameters Area/island (cm2) Footprint R1= R7 (°C/W) 1.2 R2= R8 (°C/W) 6 R3 (°C/W) 3 R4 (°C/W) 2 8 8 8 7 R5 (°C/W) 22 15 10 R6 (°C/W) 26 20 15 C1= C7 (W.s/°C) 0.0008 C2= C8 (W.s/°C) 0.0016 C3 (W.s/°C) 0.0166 C4 (W.s/°C) 0.2 0.1 0.1 C5 (W.s/°C) 0.27 0.8 1 C6 (W.
PAGE 29
VND5E160J-E Package and packing information 5 Package and packing information 5.1 ECOPACK® packages In order to meet environmental requirements, ST offers these devices in ECOPACK® packages. These packages have a Lead-free second-level interconnect. The category of Second-Level Interconnect is marked on the package and on the inner box label, in compliance with JEDEC Standard JESD97. The maximum ratings related to soldering conditions are also marked on the inner box label. ECOPACK is an ST trademark.
PAGE 30
Package and packing information Table 14. VND5E160J-E PowerSSO-12 mechanical data Symbol Millimeters Min. Max. A 1.250 1.620 A1 0.000 0.100 A2 1.100 1.650 B 0.230 0.410 C 0.190 0.250 D 4.800 5.000 E 3.800 4.000 e 0.800 H 5.800 6.200 h 0.250 0.500 L 0.400 1.270 k 0° 8° X 2.200 2.800 Y 2.900 3.500 ddd 30/34 Typ. 0.
PAGE 31
VND5E160J-E 5.3 Package and packing information Packing information Figure 40. PowerSSO-12 tube shipment (no suffix) B C A Base Q.ty 100 Bulk Q.ty 2000 Tube length (± 0.5) 532 A 1.85 B 6.75 C (± 0.1) 0.6 All dimensions are in mm. Figure 41. PowerSSO-12 tape and reel shipment (suffix “TR”) REEL DIMENSIONS Base Q.ty Bulk Q.ty A (max) B (min) C (± 0.2) F G (+ 2 / -0) N (min) T (max) 2500 2500 330 1.5 13 20.2 12.4 60 18.
PAGE 32
Order codes 6 VND5E160J-E Order codes Table 15.
PAGE 33
VND5E160J-E 7 Revision history Revision history Table 16. Document revision history Date Revision Changes 28-Jun-2007 1 Initial release. 18-Feb-2008 2 Document restructured. Changed Description on cover page. Table 9: Open load detection (8V
PAGE 34
VND5E160J-E Please Read Carefully: Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries (“ST”) reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice. All ST products are sold pursuant to ST’s terms and conditions of sale.