Datasheet

ManualsBrandsSTMICROELECTRONICS ManualsPMICsPMIC - ELCs High side LSOP 12

September 2013 Rev 3 1/37

VND5E160AJ-E

Double channel high side driver with analog current sense

for automotive applications

Features

■ General

– Inrush current active management by

power limitation

– Very low stand-by current

– 3.0 V CMOS compatible inputs

– Optimized electromagnetic emissions

– Very low electromagnetic susceptibility

– In compliance with the 2002/95/EC

european directive

– Very low current sense leakage

■ Diagnostic functions

– Proportional load current sense

– High current sense precision for wide

currents range

– Current sense disable

– Off state openload detection

– Output short to V

detection

– Overload and short to ground (power

limitation) indication

– Thermal shutdown indication

■ Protections

– Undervoltage shutdown

– Overvoltage clamp

– Load current limitation

– Self limiting of fast thermal transients

– Protection against loss of ground and loss

of V

– Over-temperature shutdown with

autorestart (thermal shutdown)

– Reverse battery protected (see Application

schematic)

– Electrostatic discharge protection

Application

■ All types of resistive, inductive and capacitive

loads

■ Suitable as LED driver

Description

The VND5E160AJ-E is a single channel high-side

driver manufactured in the ST proprietary

VIPower M0-5 technology and housed in the tiny

PowerSSO-12 package. The VND5E160AJ-E is

designed to drive 12V automotive grounded loads

delivering protection, diagnostics and easy 3V

and 5V CMOS compatible interface with any

microcontroller.

The device integrates advanced protective

functions such as load current limitation, inrush

and overload active management by power

limitation, over-temperature shut-off with

auto-restart and over-voltage active clamp. A

dedicated analog current sense pin is associated

with every output channel in order to provide

Ehnanced diagnostic functions including fast

detection of overload and short-circuit to ground

through power limitation indication, over-

temperature indication, short-circuit to Vcc

diagnosis and ON & OFF state open load

detection. The current sensing and diagnostic

feedback of the whole device can be disabled by

pulling the CS_DIS pin high to allow sharing of

the external sense resistor with other similar

devices.

Max transient supply voltage V

41 V

Operating voltage range V

4.5 to 28V

Max On-state resistance (per ch.) R

160 m

Current limitation (typ.) I

LIMH

10 A

Off state supply current I

2 µA

(1)

1. Typical value with all loads connected.

PowerSSO-12

www.st.com

Summary of content (37 pages)

PAGE 1
VND5E160AJ-E Double channel high side driver with analog current sense for automotive applications Features Max transient supply voltage VCC 41 V Operating voltage range VCC 4.5 to 28V Max On-state resistance (per ch.) RON 160 m Current limitation (typ.) ILIMH 10 A Off state supply current IS 2 µA(1) PowerSSO-12 – Reverse battery protected (see Application schematic) – Electrostatic discharge protection 1. Typical value with all loads connected.
PAGE 2
Contents VND5E160AJ-E Contents 1 Block diagram and pin description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5 2 Electrical specifications . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7 3 2.1 Absolute maximum ratings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7 2.2 Thermal data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8 2.3 Electrical characteristics . . . . . . . .
PAGE 3
VND5E160AJ-E List of tables List of tables Table 1. Table 2. Table 3. Table 4. Table 5. Table 6. Table 7. Table 8. Table 9. Table 10. Table 11. Table 12. Table 13. Table 14. Table 15. Table 16. Pin function . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5 Suggested connections for unused and not connected pins . . . . . . . . . . . . . . . . . . . . . . . . 6 Absolute maximum ratings . . . . . . . . . . . . . . . . . . . . . . .
PAGE 4
List of figures VND5E160AJ-E List of figures Figure 1. Figure 2. Figure 3. Figure 4. Figure 5. Figure 6. Figure 7. Figure 8. Figure 9. Figure 10. Figure 11. Figure 12. Figure 13. Figure 14. Figure 15. Figure 16. Figure 17. Figure 18. Figure 19. Figure 20. Figure 21. Figure 22. Figure 23. Figure 24. Figure 25. Figure 26. Figure 27. Figure 28. Figure 29. Figure 30. Figure 31. Figure 32. Figure 33. Figure 34. Figure 35. Figure 36. Figure 37. Figure 38. Figure 39. Figure 40. Figure 41. 4/37 Block diagram .
PAGE 5
VND5E160AJ-E Block diagram and pin description Figure 1. Block diagram VCC Signal Clamp Undervoltage IN1 Control & Diagnostic 1 Power Clamp DRIVER IN2 VON Limitation Over temp. CH 1 Current Limitation OFF State Open load CS_ DIS VSENSEH CS1 CONTROL & DIAGNOSTIC Channels 2 1 Block diagram and pin description CH 2 Current Sense OUT2 CS2 OUT1 OVERLOAD PROTECTION (ACTIVE POWER LIMITATION) LOGIC GND Table 1. Pin function Name VCC OUTPUTn GND INPUTn Function Battery connection.
PAGE 6
Block diagram and pin description Figure 2. VND5E160AJ-E Configuration diagram (top view) TAB = Vcc GND INPUT2 INPUT1 CURRENT SENSE1 CURRENT SENSE2 CS_DIS 1 2 3 4 5 6 12 11 10 9 8 7 N.C. OUTPUT2 OUTPUT2 OUTPUT1 OUTPUT1 N.C. PowerSSO-12 Table 2. 6/37 Suggested connections for unused and not connected pins Connection / pin Current sense N.C.
PAGE 7
VND5E160AJ-E 2 Electrical specifications Electrical specifications Figure 3. Current and voltage conventions IS VCC VCC VFn ICSD OUTPUT1 CS_DIS VCSD CURRENT SENSE1 IIN1 INPUT1 VIN1 IIN2 VIN2 OUTPUT2 IOUT1 VOUT1 ISENSE1 VSENSE1 IOUT2 VOUT2 INPUT2 CURRENT SENSE2 GND ISENSE2 VSENSE2 IGND Note: VFn = VOUTn - VCC during reverse battery condition. 2.
PAGE 8
Electrical specifications Table 3. Absolute maximum ratings (continued) Symbol Parameter Value Unit EMAX Maximum switching energy (single pulse) (L=12mH; RL=0; Vbat=13.5V; Tjstart=150ºC; IOUT = IlimL(Typ.) ) 34 mJ VESD Electrostatic discharge (Human Body Model: R=1.
PAGE 9
VND5E160AJ-E 2.3 Electrical specifications Electrical characteristics Values specified in this section are for 8V
PAGE 10
Electrical specifications Table 7. Symbol VND5E160AJ-E Logic inputs Parameter VIL Input low level voltage IIL Low level input current VIH Input high level voltage IIH High level input current VI(hyst) Input hysteresis voltage VICL Test conditions Min. VIN= 0.9V ICSDL Low level CS_DIS current VCSDH CS_DIS high level voltage ICSDH High level CS_DIS current 7 V V 0.9 V -0.7 1 µA 2.1 V 10 7 V V -0.7 Protections and diagnostics (1) Parameter Test conditions Min. Typ. Max.
PAGE 11
VND5E160AJ-E Electrical specifications Table 9. Symbol K0 K1 dK1/K1 (1) K2 dK2/K2(1) K3 dK3/K3(1) ISENSE0 IOL VSENSE Current sense (8V
PAGE 12
Electrical specifications Table 9. Symbol VND5E160AJ-E Current sense (8V
PAGE 13
VND5E160AJ-E Electrical specifications Figure 4. Current sense delay characteristics INPUT CS_DIS LOAD CURRENT SENSE CURRENT tDSENSE2H Figure 5. tDSENSE1L tDSENSE1H tDSENSE2L Openload Off-state delay timing OUTPUT STUCK TO VCC VIN VOUT > VOL VSENSEH VCS tDSTKON Figure 6.
PAGE 14
Electrical specifications Figure 7. VND5E160AJ-E Delay response time between rising edge of ouput current and rising edge of current sense (CS enabled) VIN tDSENSE2H t IOUT IOUTMAX 90% IOUTMAX t ISENSE ISENSEMAX 90% ISENSEMAX t Figure 8.
PAGE 15
VND5E160AJ-E Electrical specifications Figure 9. Iout/ Isense vs. Iout Iout / Isense 700 650 600 max Tj = -40 °C to 150 °C max Tj = 25 °C to 150 °C 550 500 typical value 450 min Tj = 25 °C to 150 °C 400 350 min Tj = -40 °C to 150 °C 300 250 200 0,35 0,58 0,81 1,04 1,27 1,5 IOUT (A) Figure 10. Maximum current sense ratio drift vs load current dk/k(%) 15 10 5 0 -5 -10 -15 0,35 0,58 0,81 1,04 1,27 1,5 IOUT (A) Note: Parameter guaranteed by design; it is not tested.
PAGE 16
Electrical specifications Table 11.
PAGE 17
VND5E160AJ-E Electrical specifications Table 12. ISO 7637-2: 2004(E) Test pulse Electrical transient requirements Test levels(1) III IV 1 -75V -100V 2a +37V 3a Number of pulses or test times Burst cycle/pulse repetition time Delays and Impedance Min. Max. 5000 pulses 0.5s 5s 2 ms, 10 +50V 5000 pulses 0.2s 5s 50µs, 2 -100V -150V 1h 90ms 100ms 0.1µs, 50 3b +75V +100V 1h 90ms 100ms 0.1µs, 50 4 -6V -7V 1 pulse 100ms, 0.
PAGE 18
Electrical specifications 2.4 VND5E160AJ-E Waveforms Figure 11. Normal operation Normal operation INPUT Nominal load Nominal load IOUT VSENSE VCS_DIS Figure 12.
PAGE 19
VND5E160AJ-E Electrical specifications Figure 13. Intermittent Overload Intermittent Overload INPUT Overload ILimH > ILimL > Nominal load IOUT VSENSEH> VSENSE VCS_DIS Figure 14.
PAGE 20
Electrical specifications VND5E160AJ-E Figure 15. Short to VCC Short to VCC Resistive Short to VCC Hard Short to VCC VOUT > VOL VOL VOUT IOUT tDSTK(on) tDSTK(on) VCS_DIS Figure 16.
PAGE 21
VND5E160AJ-E 2.5 Electrical specifications Electrical characteristics curves Figure 17. Off state output current Figure 18. High level input current Iloff (nA) Iih (µA) 300 5 4,5 250 Vin=2.1V Off State Vcc=13V Vin=Vout=0V 200 4 3,5 3 150 2,5 2 100 1,5 1 50 0,5 0 0 -50 -25 0 25 50 75 100 125 150 175 -50 -25 0 25 Tc (°C) 50 75 100 125 150 175 100 125 150 175 150 175 Tc (°C) Figure 19. Input clamp voltage Figure 20.
PAGE 22
Electrical specifications VND5E160AJ-E Figure 23. On state resistance vs. Tcase Figure 24. On state resistance vs. VCC Ron (mOhm) Ron (mOhm) 300 300 Iout= 1A Vcc=13V 250 Tc=150°C 250 Tc=125°C 200 200 150 150 Tc=25°C 100 100 50 Tc=-40°C 50 -50 -25 0 25 50 75 100 125 150 175 0 5 10 15 Tc (°C) 20 25 30 35 40 150 175 150 175 Vcc (V) Figure 25. Undervoltage shutdown Figure 26.
PAGE 23
VND5E160AJ-E Electrical specifications Figure 29. CS_DIS high level voltage Figure 30. CS_DIS clamp voltage Vcsdh (V) Vcsdcl(V) 10 4 9 3,5 8 Iin = 1 mA 3 7 2,5 6 5 2 4 1,5 3 1 2 0,5 1 0 0 -50 -25 0 25 50 75 100 125 150 175 Tc (°C) -50 -25 0 25 50 75 100 125 150 175 Tc (°C) Figure 31.
PAGE 24
Application information 3 VND5E160AJ-E Application information Figure 32. Application schematic +5V VCC Rprot CS_DIS Dld CU Rprot INPUT OUTPUT Rprot CURRENT SENSE GND RSENSE CEXT VGND RGND DGND Note: Channel 2 has the same internal circuit as channel 1. 3.1 GND protection network against reverse battery This section provides two solutions for implementing a ground protection network against reverse battery. 3.1.
PAGE 25
VND5E160AJ-E Application information If the calculated power dissipation leads to a large resistor or several devices have to share the same resistor then ST suggests to utilize Solution 2 (see below). 3.1.2 Solution 2 : diode (DGND) in the ground line A resistor (RGND=1kshould be inserted in parallel to DGND if the device drives an inductive load. This small signal diode can be safely shared amongst several different HSDs.
PAGE 26
Application information 3.4 VND5E160AJ-E Current sense and diagnostic The current sense pin performs a double function (see Figure 33: Current sense and diagnostic): ● Current mirror of the load current in normal operation, delivering a current proportional to the load one according to a know ratio KX. The current ISENSE can be easily converted to a voltage VSENSE by means of an external resistor RSENSE.
PAGE 27
VND5E160AJ-E 3.4.1 Application information Short to VCC and OFF state open load detection Short to VCC A short circuit between VCC and output is indicated by the relevant current sense pin set to VSENSEH during the device off state. Small or no current is delivered by the current sense during the on state depending on the nature of the short circuit.
PAGE 28
Application information 3.5 VND5E160AJ-E Maximum demagnetization energy (VCC = 13.5V) Figure 34.
PAGE 29
VND5E160AJ-E Package and PC board thermal data 4 Package and PC board thermal data 4.1 PowerSSO-12 thermal data Figure 35. PowerSSO-12 PC board Note: Layout condition of Rth and Zth measurements (PCB: Double layer, Thermal Vias, FR4 area= 77mm x 86mm, PCB thickness=1.6mm, Cu thickness=70µm (front and back side), Copper areas: from minimum pad lay-out to 8cm2). Figure 36. Rthj-amb vs.
PAGE 30
Package and PC board thermal data VND5E160AJ-E Figure 37. PowerSSO-12 thermal impedance junction ambient single pulse (one channel ON) ZTH ( ° C/ W) 100 Footprint 2 cm2 8 cm2 10 1 0,001 0,01 0,1 1 Time ( s) 10 100 1000 Equation 1: pulse calculation formula Z TH = R TH +Z THtp 1 –  where  = tP/T Figure 38. Thermal fitting model of a double channel HSD in PowerSSO-12 (a) a.
PAGE 31
VND5E160AJ-E Table 13. Package and PC board thermal data Thermal parameters Area/island (cm2) Footprint R1= R7 (°C/W) 1.2 R2= R8 (°C/W) 6 R3 (°C/W) 3 R4 (°C/W) 2 8 8 8 7 R5 (°C/W) 22 15 10 R6 (°C/W) 26 20 15 C1= C7 (W.s/°C) 0.0008 C2= C8 (W.s/°C) 0.0016 C3 (W.s/°C) 0.0166 C4 (W.s/°C) 0.2 0.1 0.1 C5 (W.s/°C) 0.27 0.8 1 C6 (W.
PAGE 32
Package and packing information 5 Package and packing information 5.1 ECOPACK® packages VND5E160AJ-E In order to meet environmental requirements, ST offers these devices in ECOPACK® packages. These packages have a Lead-free second-level interconnect. The category of Second-Level Interconnect is marked on the package and on the inner box label, in compliance with JEDEC Standard JESD97. The maximum ratings related to soldering conditions are also marked on the inner box label.
PAGE 33
VND5E160AJ-E Package and packing information PowerSSO-12 mechanical data Table 14. Millimeters Symbol Min. Typ. Max. A 1.250 1.620 A1 0.000 0.100 A2 1.100 1.650 B 0.230 0.410 C 0.190 0.250 D 4.800 5.000 E 3.800 4.000 e 0.800 H 5.800 6.200 h 0.250 0.500 L 0.400 1.270 k 0° 8° X 2.200 2.800 Y 2.900 3.500 ddd 0.
PAGE 34
Package and packing information 5.3 VND5E160AJ-E Packing information Figure 40. PowerSSO-12 tube shipment (no suffix) B C A Base Q.ty 100 Bulk Q.ty 2000 Tube length (± 0.5) 532 A 1.85 B 6.75 C (± 0.1) 0.6 All dimensions are in mm. Figure 41. PowerSSO-12 tape and reel shipment (suffix “TR”) REEL DIMENSIONS Base Q.ty Bulk Q.ty A (max) B (min) C (± 0.2) F G (+ 2 / -0) N (min) T (max) 2500 2500 330 1.5 13 20.2 12.4 60 18.
PAGE 35
VND5E160AJ-E 6 Order codes Order codes Table 15.
PAGE 36
Revision history 7 VND5E160AJ-E Revision history Table 16. 36/37 Document revision history Date Revision Changes 13-Sep-2004 1 Initial release. 14-Mar-2008 2 Document reformatted and restructured. Updated Figure 2: Configuration diagram (top view) : pins 7-12 left unconnected (N.C) .
PAGE 37
VND5E160AJ-E Please Read Carefully: Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries (“ST”) reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice. All ST products are sold pursuant to ST’s terms and conditions of sale.