Datasheet

Electrical specifications VND5E006ASP-E
14/37 DocID17362 Rev 6
Figure 7. Delay response time between rising edge of output current and rising edge
of current sense (CS enabled)
Figure 8. Output voltage drop limitation
9
,1
,
287
,
6(16(0$;
ǻW
'6(16(+
W
W
W
,
6(16(0$;
,
2870$;
,
2870$;
,
6(16(
$*9
9
21
,
287
7
M
&
7
M
&
7
M
&
9
21
5
21
7
9
&&
9
287
$*9