Datasheet

STPM10 Theory of operation
Doc ID 17728 Rev 4 37/53
t
1
t
2
: Latching phase. Interval value > 2/f
CLK
t
2
t
3
: Data latched, SPI idle. Interval value > 30 ns
t
3
t
4
: Enable SPI for read operation. Interval value > 30 ns
t
4
t
5
: Serial clock counter is reset. Interval value > 30 ns
t
5
t
6
: SPI reset and enabled for read operation. Interval value > 30 ns
t
7
: Internal data transferred to SDA
t
8
: SDA data is stable and can be read
The system that reads the data record from the STPM10 should check the integrity of each
data record. If the check fails, the reading should be repeated, but this time only the shifting
should be applied. Otherwise, new data would be latched into transmission latches and the
one incorrectly read would be lost.
Normally, each byte is read out as the most significant bit (MSB) first. But this can be
changed by setting the MSBF configuration bit in the STPM10 CFL data record. If this is
done, each byte is read out as the least significant bit (LSB) first.
7.22 Writing procedure
Each writable bit (configuration and mode bits) has its own 6-bit absolute address. For the
configuration bits, the 6-bit address value corresponds to its decimal value, while for the
mode bits the addresses are the ones indicated in Section 7.18: Mode signals.
In order to change the state of a latch, one must send a byte of data to the STPM10, which
is the normal way to send data via SPI. This byte consists of 1-bit data to be latched (MSB),
followed by the 6-bit address of the destination latch, followed by 1-bit don't care data (LSB),
which makes a total of 8 bits of command byte.
For example, if we want to set configuration bit 47 (part of the secondary current channel
calibrator) to 0, we must convert the decimal 47 to its 6-bit binary value: 101111. The byte
command is then composed as follows:
1 bit DATA value+6-bits address+1 bit (0 or 1) as depicted in Figure 25. In this case the
binary command is 01011111 (0x5F), which is the one depicted, or 01011110 (0x5E):
Figure 25. Timing for writing configuration and mode bits