Datasheet

Timing diagrams STP16CPC26
14/26 Doc ID 18469 Rev 4
Figure 13. Timing for clock signal serial-in data, latch enable, output enable and
outputs
Figure 14. Outputs
$0Y
$0Y