Datasheet

Figure 43: SPI timing diagram - master mode
(1)
ai14136b
SCK intput
CPHA=0
MOSI
OUTUT
MISO
INPUT
CPHA=0
MSBIN
M SB OUT
BIT6 IN
LSB OUT
LSB IN
CPOL=0
CPOL=1
BIT1 OUT
NSS input
t
c(SCK)
t
w(SCKH)
t
w(SCKL)
t
r(SCK)
t
f(SCK)
t
h(MI)
High
SCK output
CPHA=1
CPHA=1
CPOL=0
CPOL=1
t
su(MI)
t
v(MO)
t
h(MO)
1. Measurement points are made at CMOS levels: 0.3 V
DD
and 0.7 V
DD
.
I
2
C interface characteristics10.3.10
Table 44: I
2
C characteristics
UnitFast mode I
2
C
(1)
Standard mode I
2
CParameterSymbol
Max
(2)
Min
(2)
Max
(2)
Min
(2)
μs1.34.7SCL clock low timet
w(SCLL)
μs0.64.0SCL clock high timet
w(SCLH)
ns100250SDA setup timet
su(SDA)
ns900
(3)
0
(4)
0
(3)
SDA data hold timet
h(SDA)
ns3001000SDA and SCL rise time
t
r(SDA)
t
r(SCL)
ns300300SDA and SCL fall time
t
f(SDA)
t
f(SCL)
DocID14771 Rev 1294/124
STM8S105xxElectrical characteristics