Datasheet
Functional overview STM8L051F3
10/46 Doc ID 022985 Rev 1
3 Functional overview
Figure 1. Low density value line STM8L05xxx device block diagram
1. Legend:
ADC: Analog-to-digital converter
BOR: Brownout reset
DMA: Direct memory access
I²C: Inter-integrated circuit multimaster interface
IWDG: Independent watchdog
POR/PDR: Power-on reset / power-down reset
RTC: Real-time clock
SPI: Serial peripheral interface
SWIM: Single wire interface module
USART: Universal synchronous asynchronous receiver transmitter
WWDG: Window watchdog
-36
#LOCK
CONTROLLER
AND#33
#LOCKS
! D D RESS CO N T ROL AND D ATAB U SES
+BYTE
+BYTE2!-
TOCOREAND
PERIPHERALS
)7$'
K(ZCLOCK
0ORT!
0ORT"
0ORT#
0OWER
6/,42%'
77$'
BYTE
0ORT$
"EEPER
24#
MEMORY0ROGRAM
$ATA%%02/-
6
$$
6
$$
6
$$
6
6
33
37)-
3#,3$!
30)?-/3)30)?-)3/
30)?3#+30)?.33
53!24?2853!24?48
53!24?#+
!$#?).X
6
$$!
6
33!
3-"
6
$$!
6
33!
BIT!$#
6
$$2%&
6
.234
0!;=
0";=
0#;=
0$;=
"%%0
!,!2-#!,)"
4!-0
0/20$2
/3#?).
/3#?/54
/3#?).
/3#?/54
TO
"/2
06$
06$?).
2%3%4
$-!CHANNELS
CHANNELS
CHANNELS
)NTERNALREFERENCE
VOLTAGE
62%&).4OUT
)2?4)-
-(ZOSCILLATOR
-(ZINTERNAL2#
K(ZOSCILLATOR
34-#ORE
BIT4IMER
K(ZINTERNAL2#
)NTERRUPTCONTROLLER
BIT4IMER
$EBUGMODULE
37)-
BIT4IMER
)NFRAREDINTERFACE
30)
)£#
53!24
6
332%&