Datasheet
Table Of Contents
- Table 1. Device summary
- 1 Description
- Figure 1. Logic diagram (STM6821/6822/6823)
- Figure 2. Logic diagram (STM6321/6322/6824/6825)
- Table 2. Signal names
- Figure 3. STM6822/6823 SOT23-5 connections
- Figure 4. STM6821 SOT23-5 connections
- Figure 5. STM6322/6825 SOT23-5 connections
- Figure 6. STM6321/6824 SOT23-5 connections
- 1.1 Pin descriptions
- 2 Operation
- 3 Typical operating characteristics
- Figure 15. VCC-to-reset output delay vs. temperature
- Figure 16. Supply current vs. temperature
- Figure 17. MR-to-reset output delay vs. temperature
- Figure 18. Normalized power-up trec vs. temperature
- Figure 19. Normalized reset threshold voltage vs. temperature
- Figure 20. Normalized power-up watchdog timeout period
- Figure 21. Voltage output low vs. ISINK
- Figure 22. Voltage output high vs. ISOURCE
- Figure 23. Maximum transient duration vs. reset threshold overdrive
- 4 Maximum ratings
- 5 DC and AC parameters
- 6 Package mechanical data
- 7 Package mechanical data
- 8 Part numbering
- 9 Revision history
STM6321, STM6322, STM6821, STM6822, STM6823, STM6824, STM6825 Package mechanical data
Doc ID 11110 Rev 12 25/31
Figure 27. SOT23-5 – 5-lead small outline transistor package mechanical drawing
1. Drawing is not to scale.
Table 7. SOT23-5 – 5-lead small outline transistor package mechanical data
Symbol
Dimensions
mm inches
Typ. Min. Max. Typ. Min. Max.
A 1.20 0.90 1.45 0.047 0.035 0.057
A1 0.15 0.006
A2 1.05 0.90 1.30 0.041 0.035 0.051
B 0.40 0.35 0.50 0.016 0.014 0.020
C 0.15 0.09 0.20 0.006 0.004 0.008
D 2.90 2.80 3.00 0.114 0.110 0.118
D1 1.90 0.075
E 2.80 2.60 3.00 0.110 0.102 0.118
e 0.95 0.037
F 1.60 1.50 1.75 0.063 0.059 0.069
K 0° 10° 0° 10°
L 0.35 0.10 0.60 0.014 0.004 0.024
3/4
#0
!
#
!
!
$$
E
"
%
,
+
&