Datasheet
STM32L100C6, STM32L100R8/RB Electrical characteristics
DocID024295 Rev 1 85/102
Figure 21. ADC accuracy characteristics
Figure 22. Typical connection diagram using the ADC
1. Refer to Table 54: RAIN max for fADC = 16 MHz for the value of RAIN and Table 52: ADC characteristics
for the value of CADC
2. C
parasitic
represents the capacitance of the PCB (dependent on soldering and PCB layout quality) plus the
pad capacitance (roughly 7 pF). A high C
parasitic
value will downgrade conversion accuracy. To remedy
this, f
ADC
should be reduced.
2. ADC accuracy vs. negative injection current: Injecting a negative current on any analog input pins should be avoided as this
significantly reduces the accuracy of the conversion being performed on another analog input. It is recommended to add a
Schottky diode (pin to ground) to analog pins which may potentially inject negative currents.
Any positive injection current within the limits specified for I
INJ(PIN)
and ΣI
INJ(PIN)
in Section 6.3.11 does not affect the ADC
accuracy.
3. Based on characterization, not tested in production.
%
/
%
'
,3"
)$%!,
%XAMPLEOFANACTUALTRANSFERCURVE
4HEIDEALTRANSFERCURVE
%NDPOINTCORRELATIONLINE
%
4
4OTAL 5NADJUSTED %RROR MAXIMUM DEVIATION
BETWEENTHEACTUALANDTHEIDEALTRANSFERCURVES
%
/
/FFSET%RRORDEVIATIONBETWEENTHEFIRSTACTUAL
TRANSITIONANDTHEFIRSTIDEALONE
%
'
'AIN %RROR DEVIATION BETWEEN THE LAST IDEAL
TRANSITIONANDTHELASTACTUALONE
%
$
$IFFERENTIAL,INEARITY%RRORMAXIMUMDEVIATION
BETWEENACTUALSTEPSANDTHEIDEALONE
%
,
)NTEGRAL ,INEARITY %RROR MAXIMUM DEVIATION
BETWEEN ANY ACTUAL TRANSITION AND THE END POINT
CORRELATIONLINE
%
4
%
$
%
,
6
$$!
6
33!
AIC
6
$$!
;,3"
)$%!,
=
ai17856c
STM32Lxx
VDD
AINx
IL± 50 nA
0.6 V
VT
R
AIN
(1)
C
parasitic
VAIN
0.6 V
VT
12-bit
converter
C
ADC
(1)
Sample and hold
ADC converter