Datasheet

Electrical characteristics STM32F103xF, STM32F103xG
72/120 Doc ID 16554 Rev 3
Figure 29. Synchronous non-multiplexed PSRAM write timings
Table 39. Synchronous non-multiplexed PSRAM write timings
(1)
1. C
L
= 15 pF.
Symbol Parameter Min Max Unit
t
w(CLK)
FSMC_CLK period 27.6 - ns
t
d(CLKL-NExL)
FSMC_CLK low to FSMC_NEx low (x = 0...2) - 0.5 ns
t
d(CLKL-NExH)
FSMC_CLK low to FSMC_NEx high (x = 0...2) 1.5 - ns
t
d(CLKL-NADVL)
FSMC_CLK low to FSMC_NADV low - 1 ns
t
d(CLKL-NADVH)
FSMC_CLK low to FSMC_NADV high 0.5 - ns
t
d(CLKL-AV)
FSMC_CLK low to FSMC_Ax valid (x = 16...25) - 0 ns
t
d(CLKL-AIV)
FSMC_CLK low to FSMC_Ax invalid (x = 16...25) 1.5 - ns
t
d(CLKL-NWEL)
FSMC_CLK low to FSMC_NWE low - 1 ns
t
d(CLKL-NWEH)
FSMC_CLK low to FSMC_NWE high 1.5 - ns
t
d(CLKL-Data)
FSMC_D[15:0] valid data after FSMC_CLK low - 2.5 ns
t
d(CLKL-NBLH)
FSMC_CLK low to FSMC_NBL high 0.5 - ns
&3-#?#,+
&3-#?.%X
&3-#?!;=
&3-#?.7%
&3-#?$;=
$ $
&3-#?.7!)4
7!)4#&'B7!)40/,B
T
W#,+
T
W#,+
$ATALATENCY
"53452.
T
D#,+,.%X,
T
D#,+,.%X(
T
D#,+,!6
T
D#,+,!)6
T
D#,+,.7%(
T
D#,+,.7%,
T
D#,+,$ATA
T
SU.7!)46#,+(
T
H#,+(.7!)46
AIH
&3-#?.!$6
T
D#,+,.!$6,
T
D#,+,.!$6(
T
D#,+,$ATA
&3-#?.",
T
D#,+,.",(