Datasheet

STM32F103xC, STM32F103xD, STM32F103xE Electrical characteristics
Doc ID 14611 Rev 8 73/130
Figure 30. Synchronous non-multiplexed NOR/PSRAM read timings
Table 37. Synchronous non-multiplexed NOR/PSRAM read timings
(1)(2)
1. C
L
= 15 pF.
2. Based on characterization, not tested in production.
Symbol Parameter Min Max Unit
t
w(CLK)
FSMC_CLK period 27.7 ns
t
d(CLKL-NExL)
FSMC_CLK low to FSMC_NEx low (x = 0...2) 1.5 ns
t
d(CLKL-NExH)
FSMC_CLK low to FSMC_NEx high (x = 0...2) 2 ns
t
d(CLKL-NADVL)
FSMC_CLK low to FSMC_NADV low 4 ns
t
d(CLKL-NADVH)
FSMC_CLK low to FSMC_NADV high 5 ns
t
d(CLKL-AV)
FSMC_CLK low to FSMC_Ax valid (x = 0...25) 0 ns
t
d(CLKL-AIV)
FSMC_CLK low to FSMC_Ax invalid (x = 0...25) 4 ns
t
d(CLKL-NOEL)
FSMC_CLK low to FSMC_NOE low 1.5 ns
t
d(CLKL-NOEH)
FSMC_CLK low to FSMC_NOE high 1.5 ns
t
su(DV-CLKH)
FSMC_D[15:0] valid data before FSMC_CLK high 6.5 ns
t
h(CLKH-DV)
FSMC_D[15:0] valid data after FSMC_CLK high 7 ns
t
su(NWAITV-CLKH)
FSMC_NWAIT valid before FSMC_SMCLK high 7 ns
t
h(CLKH-NWAITV)
FSMC_NWAIT valid after FSMC_CLK high 2 ns
&3-#?#,+
&3-#?.%X
&3-#?!;=
&3-#?./%
&3-#?$;=
$ $
&3-#?.7!)4
7!)4#&'B7!)40/,B
&3-#?.7!)4
7!)4#&'B7!)40/,B
T
W#,+
T
W#,+
$ATALATENCY
"53452.
T
D#,+,.%X,
T
D#,+,.%X(
T
D#,+,!6
T
D#,+,!)6
T
D#,+,./%,
T
D#,+,./%(
T
SU$6#,+(
T
H#,+($6
T
SU$6#,+(
T
H#,+($6
T
SU.7!)46#,+(
T
H#,+(.7!)46
T
SU.7!)46#,+(
T
H#,+(.7!)46
T
SU.7!)46#,+(
T
H#,+(.7!)46
AIG
&3-#?.!$6
T
D#,+,.!$6,
T
D#,+,.!$6(
$