Datasheet

Electrical characteristics STM32F103xC, STM32F103xD, STM32F103xE
64/130 Doc ID 14611 Rev 8
Figure 24. Asynchronous non-multiplexed SRAM/PSRAM/NOR read waveforms
1. Mode 2/B, C and D only. In Mode 1, FSMC_NADV is not used.
Table 31. Asynchronous non-multiplexed SRAM/PSRAM/NOR read timings
(1) (2)
Symbol Parameter Min Max Unit
t
w(NE)
FSMC_NE low time 5t
HCLK
– 1.5 5t
HCLK
+ 2 ns
t
v(NOE_NE)
FSMC_NEx low to FSMC_NOE low 0.5 1.5 ns
t
w(NOE)
FSMC_NOE low time 5t
HCLK
– 1.5 5t
HCLK
+ 1.5 ns
t
h(NE_NOE)
FSMC_NOE high to FSMC_NE high hold time –1.5 ns
t
v(A_NE)
FSMC_NEx low to FSMC_A valid 0 ns
t
h(A_NOE)
Address hold time after FSMC_NOE high 0.1 ns
t
v(BL_NE)
FSMC_NEx low to FSMC_BL valid 0 ns
t
h(BL_NOE)
FSMC_BL hold time after FSMC_NOE high 0 ns
t
su(Data_NE)
Data to FSMC_NEx high setup time 2t
HCLK
+ 25 ns
t
su(Data_NOE)
Data to FSMC_NOEx high setup time 2t
HCLK
+ 25 ns
t
h(Data_NOE)
Data hold time after FSMC_NOE high 0 ns
t
h(Data_NE)
Data hold time after FSMC_NEx high 0 ns
$ATA
&3-#?.%
&3-#?.",;=
&3-#?$;=
T
V",?.%
T
H$ATA?.%
&3-#?./%
!DDRESS
&3-#?!;=
T
V!?.%
&3-#?.7%
T
SU$ATA?.%
T
W.%
-36
W./%
T
T
V./%?.%
T
H.%?./%
T
H$ATA?./%
T
H!?./%
T
H",?./%
T
SU$ATA?./%
&3-#?.!$6

T
V.!$6?.%
T
W.!$6