Datasheet
STEVAL-IME003V1 Schematic diagrams
Doc ID 022109 Rev 1 3/12
Figure 2. STEVAL-IME003V1 FPGA bank 0 configuration
!-V
3/4,
#$ETAILS
$IGIKEY.$4$+#82*+
0ACKAGE
#$ETAILS
$IGI+EY.$!684!#,-84!
0ACKAGE
60OWER-ANAGEMENT
23
-OLEX
53"
3/44,
34(60OWER-ANAGEMENT
*$ETAILS
23
0HOENIX#ONTACT
-FG#ODE-+$3
*$ETAILS
23
0HOENIX#ONTACT
-FG#ODE-+$3
*$ETAILS
238
0HOENIX#ONTACT
-FG#OD
E
-+$3
*$ETAIL
S
0HOENIX#ONTACT-FG#ODE-04
23
#AND#$ETAI
L
4$+#82*+$IGIKEY.$
$IMENSION%)!
#$ETAI
L
4$+#82!+$)')+%9.$
$IMENSION%)!
,$ETAIL
4$+6,&!42-223
####$ETAILS
$IGIKEY.$4$+#+'.83!-
0ACKAGEMMXMM
###$ETAILS
$IGIKEY.$4$+#82#-
0ACKAGE%)!
+INGBRIGHT+0352#
23
&ARNELL
,%$
37$ETAILS
23
+.)44%237)4#(--34
./4!33%-",9
53"/.
-#
5
&0'
!
(60
(60
'.
$
$6$
$
6$$
0
'.$
6$$
-
(6-
(6-
'.$
,/70/7%2%'!4,/6(')(
53"?6
$-
$0
$0
$-
53"$0
53"$-
53"?$)3#/..%#4
(60
(60
$6$ $
6$$0
6$$-
(6-
(6-
53"$-
53"?$)3#/..%#4
53"$0
53"?6
%84?6
(60
(60
$6$ $
6$$0
6$$-
(6-
(6-
-#5?6
6&0'!?)/?6
6&0'!?#/2%?6
53"?$)3#/..%#4
53"?$-
53"?$0
&,!3(?6
&,!3(?6
53"?6
53"?6
'.$?0/7%2
'.$?0/7%2
'.$?0/7%2
'.$?0/7%2
%84?6
'.$?3()%,$
$6$ $
#
N
6
6
#
N
6
6
$
3-46!
$
3-46!
#
N
&
#
N
&
#
N
6
6
2
2
#
U&
6
#
U&
6
37 --3437 --34
#/-?A
#/-?B
/.?A
/.?B
/.?A
/.?B
NC
NC
#N6
6
#
6
#
U&
#
U&
*
6
#ONNECTOR
*
6
#ONNECTOR
$
2%$
$
2%$
#
N
6
6
#
N
6
6
#
N&
#
N&
* (60* (60
5
53"5&
7
5
53"5&
7
$
'RD
$
$
6
$
5
343XX
5
343XX
6IN
&"6O
%.
'.$
37
#
N6
6
#
N6
6
#
N6
6
#
#.
53"?MINI"
#.
6"53
$-
$0
)$NC
'.$
3(%,,
3(%,,
3(%,,
3(%,,
$
2%
$
$
2%
$
2
2
2
-
2
-
* ,6* ,6
#
U
6
#
U
6
2 22 2
$
2%
$
$
2%
$
2
5
,$3-2
5
,$3-2
6).
'.$
).(
"903
6/5 4
, U(, U(
#N
6
6
#N
6
#
U
6
#
U
6
* (6-* (6-
2
2
*
*
#
U
6
#
U
6
%'!4,/6(')(