Datasheet
Schematic diagram STEVAL-IFP001V1
2/4 Doc ID 12723 Rev 2
1 Schematic diagram
Figure 1. Schematic diagram
!-V
.#
.#
.#
.#
)NPUT
)NPUT
)NPUT
)NPUT
)NPUT
)NPUT
)NPUT
)NPUT
.#
.#
.#
.#
.#
/UTPUT
/UTPUT
/UTPUT
/UTPUT
/UTPUT
/UTPUT
/UTPUT
/UTPUT
/UTPUT
/UTPUT
/UTPUT
/UTPUT
/UTPUT
/UTPUT
/UTPUT
/UTPUT
3TATUS
'ND
6CC
6CC
5
6.#-%
$3
,%$
$3
,%$
$3
,%$
$3
,%$
$3
,%$
$3
,%$
$3
,%$
$3
,%$
+
2
+
2
+
2
+
2
+
2
+
2
+
2
+
2
N&
#
N&
#
N&
#
N&
#
N&
#
N&
#
N&
#
N&
#
N&
#
*0
4ERMINA
LBLOCKPINS
6##
6##
U&6
#
+
2
*0
(EADER8
3TATUS
3TATUS
3TATU
S
'ND
)NPUT
)NPUT
)NPUT
3TATUS
)NPUT
)NPUT
)NPUT
)NPUT
/UTPUT
/UTPUT
/UTPUT
/UTPUT
/UTPUT
/UTPUT
/UTPUT
/UTPUT
*0
#ONNECTOR
PIN
)NPUT
7
*UMPER
$3
,%$
*0
(EADERX
2 2
2 2
2
2
2
2
2
2
2
2
2 2
2 2
2
2
)NPUT
)NPUT
)NPUT
)NPUT
)NPUT
)NPUT
)NPUT
'ND
6DC 3TATUS
)NPUT
)NPUT
)NPUT
)NPUT
)NPUT
)NPUT
)NPUT
)NPUT
)NPUT
6DC
6DC
$
3-4!