Datasheet

DocID9102 Rev 6 13/21
ST3485EB, ST3485EC Test circuits and typical characteristics
21
1. t
PZL
is valid if the driver is initially disabled (RE is high), t
PSL
is valid if the driver is initially in shutdown mode (RE is low).
1. The input pulse is supplied by a generator with the following characteristics: PRR = 250 kHz, 50% duty cycle, t
r
≤ 6.0 ns.
2. C
L
includes probe and stray capacitance.
Figure 12. Drive enable and disable times waveforms
Figure 13. Receiver propagation delay time test circuit
&69
W
3=/
RUW
36/

,1

&69

Figure 14. Receiver propagation delay time waveforms
&69
9
20
 9
&&
