Datasheet
DocID18279 Rev 5 9/37
ST1CC40 Functional description
37
5 Functional description
The ST1CC40 device is based on a “peak current mode” architecture with fixed frequency
control. As a consequence, the intersection between the error amplifier output and the
sensed inductor current generates the control signal to drive the power switch.
The main internal blocks shown in the block diagram in Figure 3 are:
High-side and low-side embedded power element for synchronous rectification
A fully integrated sawtooth oscillator with a typical frequency of 850 kHz
A transconductance error amplifier
A high-side current sense amplifier to track the inductor current
A pulse width modulator (PWM) comparator and the circuitry necessary to drive the
internal power element
The soft-start circuitry to decrease the inrush current at power-up
The current limitation circuit based on the pulse-by-pulse current protection with
frequency divider
The inhibit circuitry
The thermal protection function circuitry
Figure 3. ST1CC40 block diagram
9,1$ 9,16:
26&
($
'5,9(5
'5,9(5
'0'
273
026)(7
&21752/
/2*,&
5(*8/$725
,1+,%,7
6(16(
&203
&203
2&3
5()
9
62)767$57
9VXP
9F
2&3
89/2
9GUYB
S
9GUYBQ
,
9
5
6(16(
6:
*1'3*1'$,1+)%
$0Y