Datasheet

ST10F269 12 - PARALLEL PORTS

71/184

The pins of Port 2 combine internal bus data with alternate data output before the port latch input.

12.6 - Port 3

If this 15-bit port is used for general purpose I/O,

the direction of each line can be configured by the

corresponding direction register DP3. Most port

lines can be switched into push-pull or open drain

mode by the open drain control register ODP2

Figure 26 : Block Diagram of a Port 2 Pin

Open Drain

Latch

Write ODP2.y

Read ODP2.y

Direction

Latch

Write DP2.y

Read DP2.y

Internal Bus

MUX

Alternate Data Input

Input

Latch

Clock

P2.y

CCyIO

Output

Buffer

x = 7...0

Alternate

Data

Output

MUX

Output

Latch

≥

Write Port P2.y

Compare Trigger

Read P2.y

Fast External Interrupt Input

EXxIN

y = 15...0